|
|
|
Cypress
|
Part No. |
CY7B9532V
|
OCR Text |
...t and receive PLLs Differential cml serial input -- Internal termination and DC-restoration Differential cml serial output -- Source matched...lvpecl signaling levels. This can all be done externally by changing VDDQ, VREF, and creating a simp... |
Description |
SONET OC-48 Transceiver From old datasheet system
|
File Size |
178.35K /
13 Page |
View
it Online |
Download Datasheet |
|
|
|
ONSEMI[ON Semiconductor]
|
Part No. |
NB6L11 NB6L11DTR2 NB6L11D NB6L11DR2 NB6L11DT
|
OCR Text |
... LVNECL, lvpecl, LVTTL, LVCMOS, cml, or LVDS. The outputs are 800 mV ECL signals. * Maximum Input Clock Frequency w 6 GHz Typical * Maximum Input Data Rate w 6 Gb/s Typical * Low 14 mA Typical Power Supply Current * 150 ps Typical Propagati... |
Description |
2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL lvpecl/LVNECL 1:2 CLOCK OR DATA FANOUT BUFFER / TRANSLATOR 6L SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 6GHz 2.5V/3.3V Multilevel Input to Differential LVNECL/lvpecl 1:2 Clock or Data Fanout Buffer/Transl From old datasheet system
|
File Size |
112.11K /
12 Page |
View
it Online |
Download Datasheet |
|
|
|
on
|
Part No. |
NB6L16
|
OCR Text |
... (Positive ECL), LVTTL, LVCMOS, cml, or LVDS. Outputs are 800 mV ECL signals. The VBB pin, an internally generated voltage supply, is availa...lvpecl, LVNECL, LVCMOS, LVTTL and cml Input Compatible
8 1 SOIC-8 D SUFFIX CASE 751 6L16 ALYW 1
... |
Description |
6GHz/6Gbps 2.5V/3.3V Multi-level Input to Differential LVECL Clock or Data Translator/Receiver/Drive From old datasheet system
|
File Size |
112.87K /
12 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|