 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| 19-5472; Rev 2; 4/11 TION KIT EVALUA BLE ILA AVA Power-Management ICs for ICERA E400 Platform Features S 4 High-Efficiency Buck Converters 0.9V at 1.2A (1.3 for MAX8982P) for CORE with DVS Function (0.6V to 1.2V in 25mV Steps) and Slew Rate Control 1.8V at 600mA for System IO 3.2V at 600mA for All LDO Inputs (2.9V to 3.65V in 50mV Steps) (MAX8982A/MAX8982P Only) 3.4V at 1.8A for GSM/WCDMA PA (3.0V to 3.75V in 50mV Steps) (MAX8982A/MAX8982P Only) S 9 LDO Linear Regulators 2.7V at 300mA on LDO1 for RF Transceiver 1.8V at 150mA on LDO2 for RF Transceiver 2.8V at 150mA on LDO3 for Analogue BB 0.9V at 50mA on LDO4 for BB PLL with the Separate Input for a Higher Efficiency 3.0V at 150mA on LDO5 for SD Card 2.7V at 150mA on LDO6 for TCXO 1.8V or 3.0V at 150mA on LDO7 for SIM 3.0V at 150mA on LDO8 for USB with the Separate Input (MAX8982A/MAX8982P Only) 0.9V at 50mA on LDO9 for BB with the Separate Input for a Higher Efficiency S 32 Programmable Voltage Options and External Input on BUCK1 (0.9V Default) for DVS S 16 Programmable Voltage Options for BUCK3 (MAX8982A/MAX8982P Only) S 16 Programmable Voltage Options on BUCK4 (MAX8982A/MAX8982P Only) S Programmable Voltage Options for All LDOs (LDO8 for MAX8982A/MAX8982P Only) S BUCK2, BUCK3 (MAX8982A/MAX8982P Only), LDO3, and Internal 32kHz Clock Default On at Initial Startup S All Buck Converters and LDOs are Enabled by Either I2C or Power Request Control (PWR_REQ) After Power-Up S 3 Current Regulators with 8 Dimming Current Options Up to 24mA with Embedded Flash Timer General Description The MAX8982A/MAX8982P/MAX8982X are complete power-management ICs for the latest LTE/WCDMA/GSM/ GPRS/EDGE data card based on the new ICERA platform (E400). The MAX8982A operates from a 4.1V to 5.5V supply and contains four efficient step-down converters, nine low dropout linear regulators (LDOs) to power all RF and baseband circuitry, three current regulators with programmable current up to 24mA and embedded flash timers, and an I2C serial interface to program individual regulator output voltages as well as on/off control for flexibility. The linear regulators provide greater than 60dB PSRR, less than 45FV of output noise, and minimal cross coupling noise between LDOs. The MAX8982X/MAX8982P operates from a 2.9V to 5.5V supply. The MAX8982X has the same features as the MAX8982A, except it does not have BUCK3, BUCK4, and LDO8. The MAX8982P has the same features as the MAX8982A. All buck converters and LDOs are enabled/disabled by either I2C or PWR_REQ control signal after power-up. This feature provides more flexibility in system design. MAX8982A/MAX8982P/MAX8982X Applications GSM, GPRS, EDGE, WCDMA, and LTE Data Card with New ICERA Platform (E400) Ordering Information PART MAX8982AEWO+T MAX8982PEWO+T MAX8982XEWO+T TEMP RANGE -40C to +85C -40C to +85C PIN-PACKAGE 42 WLP 42 WLP -40C to +85C 42 WLP +Denotes a lead(Pb)-free/RoHS-compliant package. T = Tape and reel. These devices have a minimum order increment of 1k pieces. _______________________________________________________________ Maxim Integrated Products 1 For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com. Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982X TABLE OF CONTENTS General Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Package Thermal Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 General Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Buck1 Electrical Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Buck2 Electrical Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Buck3 Electrical Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Buck4 Electrical Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 OUT1 (LDO1) Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 OUT2 (LDO2) Electrical Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 OUT3 (LDO3) Electrical Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 OUT4 (LDO4) Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 OUT5 (LDO5) Electrical Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 OUT6 (LDO6) Electrical Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 VSIM (LDO7) Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 OUT8 (LDO8) Electrical Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 OUT9 (LDO9) Electrical Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 RESET Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . IRQ Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 17 Current Regulator Electrical Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Flash Timer Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 N32kHz Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Typical Operating Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Pin Configurations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 Detailed Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 Power-On/Off Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 PWR_REQ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 Active Discharge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 BUCK1, BUCK2, and BUCK3 Step-Down Converters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Setting the Output Voltage on BUCK1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Dynamic Voltage Scaling (DVS) Function on Buck 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 2 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982X TABLE OF CONTENTS (CONTINUED) Ramp-Up/Down Slope Control on BUCK1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 Setting the Output Voltage on BUCK2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 Setting the Output Voltage on BUCK3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 BUCK4 Step-Down Converter for PA (Power Amplifier) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 Setting the Output Voltage on BUCK4 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 Linear Regulators . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 Reference Bypass (REFBP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 Thermal Overload Protection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 Undervoltage Lockout (UVLO) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 Overvoltage Protection (OVP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 Power-On Reset (POR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 Current Regulators (DR1, DR2, DR3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 Embedded Flash Timer. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 IRQ Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 RESET SIGNAL to B/B Chipset. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 I2C Serial Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 Bit Transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 START and STOP Conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 System Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 Slave Address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 Write Operations. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 Read Operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 Applications Information. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69 Inductor Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69 Output Capacitor Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71 Input Capacitor Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71 PCB Layout Guidelines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71 Package Information. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71 Chip Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71 Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72 3 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982X LIST OF FIGURES Figure 1. MAX8982A/MAX8982P Typical Application Circuit and Functional Block Diagram . . . . . . . . . . . . . . . . . . 31 Figure 2. MAX8982X Typical Application Circuit and Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 Figure 3. Power-On/Off State Diagram with IN3 Connected to BUCK2 Output and IN4 Connected to IN1_. Default PWR_REQ Regulators Are Shown. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 Figure 4. MAX8982_ Power-On Timing Diagram at Initial Startup with EN Connected to IN1_. BUCK3 and OUT8 Are for the MAX8982A/MAX8982P Only.. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 Figure 5. MAX8982_ Power-On Timing Diagram in PWR_REQ ON Mode After Power-Up . . . . . . . . . . . . . . . . . . . . 37 Figure 6. Frequency Variation vs. Load Current with a 5V Input Supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Figure 7. DVS1 Logic Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Figure 8. BUCK1 Ramp-Up/Down Slope Control. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 Figure 9. POR State Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 Figure 10. Adding Series Resistors to Adjust LED Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 Figure 11. Flash Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 Figure 12. I2C Bit Transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 Figure 13. START and STOP Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 Figure 14. Master/Slave Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 Figure 15. I2C Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 Figure 16. I2C Timing Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 Figure 17. Writing to the ICs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 Figure 18. Reading from the ICs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 LIST OF TABLES Table 1. Summary of Power Supplies. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 Table 2. External Component List for Figure 1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 Table 3. External Component List for Figure 2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 Truth Table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Table 4. BUCK1 Ramp-Up/Down Slope Control Settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 Table 5. Register Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 Table 6. CHIPID Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 Table 7. IRQM Register (Interrupt Mask) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 Table 8. IRQ Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 Table 9. STATUS Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 Table 10. LED1FT1 Register (LED1 (DR1) Flash Timer On/Off and TON Adjust) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 Table 11. LED1FT2 Register (LED1 (DR1) Flash Timer t1 Setting) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47 Table 12. LED1FT3 Register (LED1 (DR1) Flash Timer t2 Setting) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47 4 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982X LIST OF TABLES (CONTINUED) Table 13. LED1FT4 Register (LED1 (DR1) Flash Timer t3 Setting). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47 Table 14. LED1FT5 Register (LED1 (DR1) Flash Timer t4 Setting). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 Table 15. LED1FT6 Register (LED1 (DR1) Flash Timer tP Setting) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 Table 16. LED2FT1 Register (LED2 (DR2) Flash Timer On/Off and tON Adjust) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 Table 17. LED2FT2 Register (LED2 (DR2) Flash Timer t1 Setting) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 Table 18. LED2FT3 Register (LED2 (DR2) Flash Timer t2 Setting) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 Table 19. LED2FT4 Register (LED2 (DR2) Flash Timer t3 Setting) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 Table 20. LED2FT5 Register (LED2 (DR2) Flash Timer t4 Setting) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 Table 21. LED2FT6 Register (LED2 (DR2) Flash Timer tP Setting) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 Table 22. LED3FT1 Register (LED3 (DR3) Flash Timer On/Off and tON Adjust) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 Table 23. LED3FT2 Register (LED3 (DR3) Flash Timer t1 Setting. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51 Table 24. LED3FT3 Register (LED3 (DR3) Flash Timer t2 Setting) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51 Table 25. LED3FT4 Register (LED3 (DR3) Flash Timer t3 Setting) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51 Table 26. LED3FT5 Register (LED3 (DR3) Flash Timer t4 Setting) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52 Table 27. LED3FT6 Register (LED3 (DR3) Flash Timer tP Setting) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52 Table 28. BUCK1 Register (On/Off Control for BUCK1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52 Table 29. BUCK1DVS1 Register (Output Voltage Setting for BUCK1 (DVS1 = Low)) . . . . . . . . . . . . . . . . . . . . . . . . . 53 Table 30. BUCK1DVS2 Register (Output Voltage Setting for BUCK1 (DVS1 = High)) . . . . . . . . . . . . . . . . . . . . . . . . . 54 Table 31. BUCK2 Register (On/Off Control for BUCK2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55 Table 32. LDO1 Register (On/Off Control for LDO1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55 Table 33. LDO1V Register (Output Voltage Setting for OUT1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55 Table 34. LDO2 Register (ON/OFF Control for LDO2). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56 Table 35. LDO2V Register (Output Voltage Setting for OUT2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56 Table 36. LDO3 Register (On/Off Control for LDO3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56 Table 37. LDO3V Register (Output Voltage Setting for OUT3). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57 Table 38. LDO4 Register (On/Off Control for LDO4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57 Table 39. LDO4V Register (Output Voltage Setting for OUT4). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58 Table 40. LDO5 Register (On/Off Control for LDO5) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58 Table 41. LDO5V Register (Output Voltage Setting for OUT5). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59 Table 42. LDO6 Register (On/Off Control for LDO6) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59 Table 43. LDO6V Register (Output Voltage Setting for OUT6) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60 Table 44. VSIM Register (On/Off Control for VSIM (LDO7)). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60 Table 45. VSIMV Register (Output Voltage Setting for VSIM) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61 Table 46. LDO8 Register (On/Off Control for LDO8) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61 Table 47. LDO8V Register (Output Voltage Setting for OUT8) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62 Table 48. LDO9 Register (On/Off Control for LDO9) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62 5 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982X LIST OF TABLES (CONTINUED) Table 49. LDO9V Register (Output Voltage Setting for OUT9) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63 Table 50. LED_EN Register (On/Off Control for 3 Current Regulators) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63 Table 51. On/Off Register (On/Off Control for BUCK3, BUCK4, and the Internal 32kHz Clock) . . . . . . . . . . . . . . . . . 64 Table 52. BUCK3 Register (Output Voltage Setting for BUCK3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64 Table 53. BUCK4 Register (Output Voltage Setting for BUCK4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65 Table 54. CURRENTREG1 Register (Current Setting for Current Regulators DR1 and DR2) . . . . . . . . . . . . . . . . . . . 66 Table 55. CURRENTREG2 Register (Current Setting for Current Regulator DR3). . . . . . . . . . . . . . . . . . . . . . . . . . . . 66 Table 56. RAMP Register (Slope Setting for BUCK1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67 Table 57. BUCK1-4ADIS Register (Active Discharge Settings for BUCK1-BUCK4) . . . . . . . . . . . . . . . . . . . . . . . . . . 67 Table 58. LDO1-8ADIS Register (Active Discharge Settings for LDO1-LDO8). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68 Table 59. LDO9ADIS Register (Active Discharge Setting for LDO9) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68 Table 60. Recommended Inductors. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69 6 Power-Management ICs for ICERA E400 Platform ABSOLUTE MAXIMUM RATINGS VDDA, VDDB, IN4, IN1A, IN1B to GND....................-0.3V to +6V REFBP, BUCK1, BUCK2, BUCK3, BUCK4, EN to GND ...............................-0.3V to (VIN1A, VIN1B + 0.3V) SDA, SCL, PWR_REQ, DVS1, IRQ, RESET, IN3, N32kHz to GND .............................. -0.3V to (VBUCK2 + 0.3V) OUT1, OUT2 to GND ............................. -0.3V to (VDDA + 0.3V) OUT3, OUT5, OUT6, VSIM to GND ....... -0.3V to (VDDB + 0.3V) OUT8 to GND ........................................... -0.3V to (VIN4 + 0.3V) OUT4, OUT9 to GND ............................... -0.3V to (VIN3 + 0.3V) PGND1, PGND2, PGND3, PGND4 to GND .........-0.3V to +0.3V DR1, DR2, DR3 to GND ..........................-0.3V to (VIN1_ + 0.3V) LX1 Continuous Current (Note 1) ...................................1200mA LX2, LX3 Continuous Current (Note 1) ............................600mA LX4 Continuous Current (Note 1) ...................................1800mA Continuous Power Dissipation (TA = +70NC) 7 x 6 42-Bump WLP, 0.5mm Pitch, 3.75mm x 3.20mm (derate 27.8mW/NC above +70NC) ................................2.22W Operating Temperature Range .......................... -40NC to +85NC Junction Temperature .....................................................+150NC Storage Temperature Range............................ -65NC to +150NC Soldering Temperature (reflow) ......................................+260NC MAX8982A/MAX8982P/MAX8982X Note 1: LX1-LX4 have internal clamp diodes to PGND_, IN1A, and IN1B. Applications that forward bias this diode should take care not to exceed the power dissipation limits of the device. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. PACKAGE THERMAL CHARACTERISTICS (Note 2) WLP Junction-to-Ambient Thermal Resistance (qJA) ..........36C/W Note 2: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial. GENERAL ELECTRICAL CHARACTERISTICS (MAX8982A/MAX8982P: VIN1A = VIN1B = +5.0V and COUT1,2,3+CIN_ = 1000FF, MAX8982X: VIN1A = VIN1B = +3.3V and COUT1,2,3+CIN_ = 20FF, CREFBP = 0.1FF, TA = -40NC to +85NC. Typical values are at TA = +25NC, unless otherwise noted.) (Note 3) PARAMETER IN1A, IN1B, IN4 ESD Protection Shutdown Supply Current (Note 4) CONDITIONS Module level ESD protection, in-circuit tested with 0.1FF ceramic capacitor EN = GND MAX8982A/MAX8982P, VEN = VIN1_, BUCK3 and OUT3 on (default output), all other regulators off MAX8982X, VEN = VIN1_, OUT3 on (default output), all other regulators off No Load Supply Current MAX8982A/MAX8982P, VEN = VIN1_, BUCK1 on (default output), BUCK2 on (default output), BUCK3 on (default output), all LDOs (except LDO8) default output on MAX8982X, VEN = VIN1_, BUCK1 on (default output), BUCK2 on (default output), all LDOs (except LDO8) default output on MAX8982A/MAX8982P, VEN = VIN1_, 32kHz clock on, BUCK2 on (default output) with 200FA load, BUCK3 on (default output), OUT3 on (default output) with 20FA load, OUT2 on (default output) with 100FA load, VVSIM = 3.0V with 50FA load, OUT8 on (default output) with 100FA load MAX8982X, VEN = VIN1_, 32kHz clock on, BUCK2 on (default output) with 200FA load, OUT3 on (default output) with 20FA load, OUT2 on (default output) with 100FA load, VVSIM = 3.0V with 50FA load 300 300 600 FA MIN TYP Q10 10 MAX UNITS kV FA 600 1000 FA Loaded Supply Current 1000 7 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X GENERAL ELECTRICAL CHARACTERISTICS (continued) (MAX8982A/MAX8982P: VIN1A = VIN1B = +5.0V and COUT1,2,3+CIN_ = 1000FF, MAX8982X: VIN1A = VIN1B = +3.3V and COUT1,2,3+CIN_ = 20FF, CREFBP = 0.1FF, TA = -40NC to +85NC. Typical values are at TA = +25NC, unless otherwise noted.) (Note 3) PARAMETER OPERATING VOLTAGE IN1A, IN1B Operating Voltage MAX8982A MAX8982X/MAX8982P MAX8982A, VIN1_ rising Undervoltage Lockout MAX8982A, VIN1_ falling MAX8982X/MAX8982P, VIN1_ rising MAX8982X/MAX8982P, VIN1_ falling OVERVOLTAGE LOCKOUT (OVP) Overvoltage Lockout (Shutdown All Outputs Including LDO7) IN1A, IN1B Overvoltage Hysteresis THERMAL SHUTDOWN Threshold Hysteresis HOT TEMPERATURE DETECTION Threshold REFERENCE REFBP Output Voltage Supply Rejection Input Low Level Input High Level Logic Input Current LOGIC AND CONTROL OUTPUTS SDA Output Low Level Clock Frequency Bus Free Time Between START and STOP (tBUF) Hold Time Repeated START Condition (tHD_STA) SCL Low Period (tLOW) SCL High Period (tHIGH) Setup Time Repeated START Condition (tSU_STA) SDA Hold Time (tHD_DAT) SDA Setup Time (tSU_DAT) 1.3 0.6 1.3 0.6 0.6 0 100 ISDA = 6mA 0.4 400 V kHz Fs Fs Fs Fs Fs Fs ns I2C INTERFACE (VSCL = VSDA = 1.8V, Note 2, Figure 16) 0 P IREFBP P 1FA 0.788 0.80 0.2 0.3 1.2 -1 0.1 +1 0.812 V mV V V FA 4.1V P VIN1_ P 5.5V LOGIC AND CONTROL INPUTS (SDA, SCL, EN, DVS1, PWR_REQ) TA = +25NC TA = +25NC 0V < VIN1_ < 5.5V, TA = +25NC 0V < VIN1_ < 5.5V, TA = +85NC Interrupt enabled, TJ rising, typical hysteresis = +10NC +125 NC TJ rising 160 10 NC NC VIN1_ rising 5.75 250 5.93 V mV 2.5 4.1 2.9 3.5 3.8 3.5 2.7 2.4 2.9 5.5 5.5 4.1 V V CONDITIONS MIN TYP MAX UNITS 8 Power-Management ICs for ICERA E400 Platform GENERAL ELECTRICAL CHARACTERISTICS (continued) (MAX8982A/MAX8982P: VIN1A = VIN1B = +5.0V and COUT1,2,3+CIN_ = 1000FF, MAX8982X: VIN1A = VIN1B = +3.3V and COUT1,2,3+CIN_ = 20FF, CREFBP = 0.1FF, TA = -40NC to +85NC. Typical values are at TA = +25NC, unless otherwise noted.) (Note 3) PARAMETER Maximum Pulse Width of Spikes that Must be Suppressed by the Input Filter of Both SDA and SCL Signals Setup Time for STOP Condition (tSU_STO) 0.6 CONDITIONS MIN TYP 50 MAX UNITS ns MAX8982A/MAX8982P/MAX8982X Fs BUCK1 ELECTRICAL CHARACTERISTICS (MAX8982AMAX8982P: VIN1A = VIN1B = +5.0V and COUT1,2,3+CIN_ = 1000F, MAX8982X: VIN1A = VIN1B = +3.3V and COUT1,2,3+CIN_ = 20F, CREFBP = 0.1F, COUT = 10F, L = 2.2H, TA = -40NC to +85NC, unless otherwise noted. Typical values are at TA = +25NC.) (Note 3) PARAMETER Supply Current (Note 4) Default Output Voltage Output Voltage Accuracy Maximum Output Current ILOAD = 100mA ILOAD = 100mA, VBUCK1 tested at 0.6V, 0.775V, 1V, 1.2V in production (0.6V to 1.2V in 25mV steps) VBUCK1 = 0.9V, TA = +25NC pFET switch (MAX8982P) nFET rectifier (MAX8982A/MAX8982X) nFET rectifier (MAX8982P) On-Resistance pFET switch, ILX1 = -150mA nFET rectifier, ILX1 = 150mA RASD1[0:1] = 00 RASD1[0:1] = 01 Ramp-Up/Down Rate Control Same for both up and down RASD1[0:1] = 10 RASD1[0:1] = 11 Rectifier Off Current Threshold Minimum On-Time Minimum Off-Time Efficiency (Note 4) Shutdown Output Resistance (Active Discharge Resistance) Output Load Regulation tON tOFF VBUCK1 = 0.9V, ILOAD = 400mA I2C programmable, default OFF Equal to inductor DC resistance divided by 4 MAX8982A/MAX8982X MAX8982P CONDITIONS No load, no switching 0.873 -3 1200 1300 1400 1500 1000 1100 1800 1900 1400 1500 0.3 0.15 5 10 12.5 (default) 25 40 40 40 85 1 RL/4 mA ns ns % kI V/A mV/ Fs 2500 2600 1900 2000 I mA MIN TYP 65 0.9 0.927 +3 MAX UNITS FA V % mA pFET switch (MAX8982A/MAX8982X) Current Limit 9 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X BUCK2 ELECTRICAL CHARACTERISTICS (MAX8982A/MAX8982P: VIN1A = VIN1B = +5.0V and COUT1,2,3+CIN_ = 1000FF, MAX8982X: VIN1A = VIN1B = +3.3V and COUT1,2,3+CIN_ = 20FF, CREFBP = 0.1FF, COUT = 2.2FF, L = 1FH, TA = -40NC to +85NC, unless otherwise noted. Typical values are at TA = +25NC.) (Note 3) PARAMETER Supply Current (Note 4) Output Voltage Output Current Current Limit On-Resistance Rectifier Off Current Threshold Minimum On-Time Minimum Off-Time Efficiency (Note 4) Shutdown Output Resistance (Active Discharge Resistance) Output Load Regulation tON tOFF VBUCK2 = 1.8V, ILOAD = 250mA I2C programmable, default ON Equal to inductor DC resistance divided by 4 ILOAD = 100mA VBUCK2 = 1.8V, TA = +25NC pFET switch nFET rectifier pFET switch, ILX2 = -150mA nFET rectifier, ILX2 = 150mA CONDITIONS No load, no switching 1.746 600 700 500 1100 750 0.65 0.3 40 70 70 85 100 RL/4 1500 1200 MIN TYP 26 1.8 1.854 MAX UNITS FA V mA mA I mA ns ns % I V/A BUCK3 ELECTRICAL CHARACTERISTICS (MAX8982A/MX8982P only, VIN1A = VIN1B = +5.0V, COUT1,2,3+CIN_ = 1000FF, CREFBP = 0.1FF, COUT = 2.2FF, L = 2.2FH, TA = -40NC to +85NC, unless otherwise noted. Typical values are at TA = +25NC.) (Note 3) PARAMETER Supply Current (Note 4) Default Output Voltage ILOAD = 100mA CONDITIONS No load, no switching 3.10 MIN TYP 40 3.2 2.90 2.95 3.00 3.05 3.10 3.15 3.20 3.25 3.30 3.35 3.40 3.45 3.50 3.55 3.60 3.65 90 3.29 MAX UNITS FA V Programmable Output Voltage ILOAD = 100mA, programmable output voltage step = 50mV V Maximum Output Current Efficiency (Note 4) VBUCK3 = 3.2V, TA = +25NC VBUCK3 = 3.2V, ILOAD = 300mA 600 mA % 10 Power-Management ICs for ICERA E400 Platform BUCK3 ELECTRICAL CHARACTERISTICS (continued) (MAX8982A/MAX8982P only, VIN1A = VIN1B = +5.0V, COUT1,2,3+CIN_ = 1000FF, CREFBP = 0.1FF, COUT = 2.2FF, L = 2.2FH, TA = -40NC to +85NC, unless otherwise noted. Typical values are at TA = +25NC.) (Note 3) PARAMETER Current Limit On-Resistance Rectifier Off Current Threshold Minimum On-Time Minimum Off-Time Shutdown Output Resistance (Active Discharge Resistance) tON tOFF I2C programmable, default off pFET switch nFET rectifier pFET switch, ILX3 = -150mA nFET rectifier, ILX3 = 150mA CONDITIONS MIN 700 500 TYP 1100 750 0.65 0.3 80 70 70 1 MAX 1500 1200 UNITS mA I mA ns ns kI MAX8982A/MAX8982P/MAX8982X BUCK4 ELECTRICAL CHARACTERISTICS (MAX8982A/MAX8982P only, VIN1A = VIN1B = +5.0V, COUT1,2,3+CIN_ = 1000FF, CREFBP = 0.1FF, COUT = 20FF, L = 1FH, TA = -40NC to +85NC, unless otherwise noted. Typical values are at TA = +25NC.) (Note 3) PARAMETER Default Output Voltage ILOAD = 100mA CONDITION MIN 3.298 TYP 3.40 3.00 3.05 3.10 3.15 3.20 3.25 3.30 3.35 3.40 3.45 3.50 3.55 3.60 3.65 3.70 3.75 90 100 100 2700 1500 100 16.5 fOSC I2C programmable, default off 1.8 2.0 1 2.2 MAX 3.502 UNITS V Programmable Output Voltage ILOAD = 100mA, programmable output voltage step = 50mV V Efficiency (Note 4) Maximum Output Current p-Channel On-Resistance n-Channel On-Resistance p-Channel Current-Limit Threshold n-Channel Negative Current Limit Maximum Duty Cycle Minimum Duty Cycle PWM Frequency Shutdown Output Resistance (Active Discharge Resistance) VBUCK4 = 3.4V, ILOAD = 500mA 1800 ILX4 = 150mA ILX4 = 150mA % mA mI mI mA mA % % MHz kI 11 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X OUT1 (LDO1) ELECTRICAL CHARACTERISTICS (MAX8982A/MAX8982P: VDDA = +3.2V and CVDD_ = 10FF, MAX8982X: VDDA = +3.3V and CVDD_ = 20FF, CREFBP = 0.1FF, COUT1 = 4.7FF, TA = -40NC to +85NC, unless otherwise noted. Typical values are at TA = +25NC.) (Note 3) PARAMETER Default Output Voltage Maximum Output Current Current Limit (Note 4) Dropout Voltage (Note 4) Line Regulation Load Regulation Transient Response Power-Supply Rejection DVOUT/DVIN Output Noise Voltage VOUT1 = 90% of its regulation ILOAD = 200mA, TA = +85NC 2.9V P VDDA P 3.65V, ILOAD = 150mA 1mA < ILOAD < 300mA di/dt = IMAX/0.1Fs, 1kHz < 1/T < 0.5MHz, where T is the period of step load, 1mA to 300mA f = 10Hz to 10kHz, ILOAD = 30mA 100Hz to 100kHz, ILOAD = 30mA ILOAD = 50mA CONDITION MIN 2.619 300 310 550 50 2.4 12 50 60 45 2.65 2.70 2.75 2.80 2.85 2.90 2.95 3.00 40 3 100 100 50 940 100 TYP 2.70 MAX 2.781 UNITS V mA mA mV mV mV mV dB FVRMS Programmable Output Voltages ILOAD = 50mA V Startup Time from Shutdown (Note 4) Startup Transient Overshoot (Note 4) Shutdown Output Impedance (Active Discharge Resistance) ILOAD = 300mA ILOAD = 300mA I2C programmable, default off Fs mV I OUT2 (LDO2) ELECTRICAL CHARACTERISTICS (MAX8982A/MAX8982P: VDDA = +3.2V and CVDD_ = 10FF, MAX8982X: VDDA = +3.3V and CVDD_ = 20FF, CREFBP = 0.1FF, COUT2 = 1FF, TA = -40NC to +85NC, unless otherwise noted. Typical values are at TA = +25NC.) (Note 3) PARAMETER Default Output Voltage Maximum Output Current Current Limit (Note 4) Dropout Voltage (Note 4) Line Regulation Load Regulation Power-Supply Rejection DVOUT/DVIN Output Noise Voltage VOUT2 = 90% of its nominal regulation voltage ILOAD = 100mA, TA =+85NC 2.9V P VDDA P 3.65V, ILOAD = 100mA 50FA < ILOAD < 150mA f = 10Hz to 10kHz, ILOAD = 30mA 100Hz to 100kHz, ILOAD = 30mA ILOAD = 50mA CONDITION MIN 1.746 150 165 360 150 2.4 25 60 45 650 300 TYP 1.80 MAX 1.854 UNITS V mA mA mV mV mV dB FVRMS 12 Power-Management ICs for ICERA E400 Platform OUT2 (LDO2) ELECTRICAL CHARACTERISTICS (continued) (MAX8982A/MAX8982P: VDDA = +3.2V and CVDD_ = 10FF, MAX8982X: VDDA = +3.3V and CVDD_ = 20FF, CREFBP = 0.1FF, COUT2 = 1FF, TA = -40NC to +85NC, unless otherwise noted. Typical values are at TA = +25NC.) (Note 3) PARAMETER Programmable Output Voltages ILOAD = 50mA CONDITION MIN TYP 1.50 1.80 2.70 1.70 40 3 100 MAX UNITS V MAX8982A/MAX8982P/MAX8982X Startup Time from Shutdown (Note 4) Startup Transient Overshoot (Note 4) Shutdown Output Impedance (Active Discharge Resistance) ILOAD = 150mA ILOAD = 150mA I2C programmable, default off 100 50 Fs mV I OUT3 (LDO3) ELECTRICAL CHARACTERISTICS (MAX8982A/MAX8982P: VDDB = +3.2V and CVDD_ = 10FF, MAX8982X: VDDB = +3.3V and CVDD_ = 20FF, CREFBP = 0.1FF, COUT3 = 1FF, TA = -40NC to +85NC, unless otherwise noted. Typical values are at TA = +25NC.) (Note 3) PARAMETER Default Output Voltage Maximum Output Current Current Limit (Note 4) Dropout Voltage Line Regulation Load Regulation Power-Supply Rejection DVOUT/DVIN Output Noise Voltage VOUT3 = 90% of its regulation ILOAD = 100mA, TA = +85NC 3.2V P VDDB P 3.65V, ILOAD = 100mA 50FA < ILOAD < 150mA f = 10Hz to 10kHz, ILOAD = 30mA 100Hz to 100kHz, ILOAD = 30mA ILOAD = 50mA CONDITION MIN 2.716 150 165 360 150 2.4 25 60 45 2.65 2.70 2.75 2.80 2.85 2.90 2.95 3.00 100 50 100 650 300 TYP 2.800 MAX 2.884 UNITS V mA mA mV mV mV dB FVRMS Programmable Output Voltage ILOAD = 50mA V Startup Time from Shutdown (Note 4) Startup Transient Overshoot (Note 4) Shutdown Output Impedance (Active Discharge Resistance) ILOAD = 150mA ILOAD = 150mA I2C programmable, default off Fs mV I 13 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X OUT4 (LDO4) ELECTRICAL CHARACTERISTICS (MAX8982_: VIN3 = VBUCK2 = 1.8V, CIN3 = 2.2FF, CREFBP = 0.1FF, COUT4 = 2.2FF, TA = -40NC to +85NC, unless otherwise noted. Typical values are at TA = +25NC.) (Note 3) PARAMETER Default Output Voltage Maximum Output Current Current Limit (Note 4) Load Regulation Power-Supply Rejection DVOUT/DVIN Output Noise Voltage VOUT4 = 90% of its regulation 50FA < ILOAD < 10mA f = 10Hz to 10kHz, ILOAD = 10mA 100Hz to 100kHz, ILOAD = 10mA ILOAD = 10mA CONDITION MIN 0.873 50 55 120 25 60 45 0.80 0.90 1.00 1.10 1.20 100 50 100 220 TYP 0.9 MAX 0.927 UNITS V mA mA mV dB FVRMS Programmable Output Voltage ILOAD = 10mA V Startup Time from Shutdown (Note 4) Startup Transient Overshoot (Note 4) Shutdown Output Impedance (Active Discharge Resistance) ILOAD = 50mA ILOAD = 50mA I2C programmable, default off Fs mV I OUT5 (LDO5) ELECTRICAL CHARACTERISTICS (MAX8982A/MAX8982P: VDDB = +3.2V and CVDD_ = 10FF, MAX8982X: VDDB = +3.3V and CVDD_ = 20FF, CREFBP = 0.1FF, COUT5 = 1FF, TA = -40NC to +85NC, unless otherwise noted. Typical values are at TA = +25NC.) (Note 3) PARAMETER Default Output Voltage Maximum Output Current Current Limit (Note 4) Dropout Voltage (Note 4) Line Regulation Load Regulation Power-Supply Rejection DVOUT/DVIN Output Noise Voltage Programmable Output Voltage VOUT5 = 90% of its regulation ILOAD = 100mA, TA = +85NC 3.2V P VDDB P 3.65V, ILOAD = 100mA 50FA < ILOAD < 150mA, VOUT = 2.8V f = 10Hz to 10kHz, ILOAD = 30mA 100Hz to 100kHz, ILOAD = 30mA ILOAD = 50mA, VDDB = 3.4V for VOUT = 3.2V ILOAD = 50mA CONDITION MIN 2.91 150 165 360 150 2.4 25 60 45 2.80 2.90 3.00 3.20 100 50 100 650 300 TYP 3.00 MAX 3.09 UNITS V mA mA mV mV mV dB FVRMS V Startup Time from Shutdown (Note 4) Startup Transient Overshoot (Note 4) Shutdown Output Impedance (Active Discharge Resistance) 14 ILOAD = 150mA ILOAD = 150mA I2C programmable, default off Fs mV I Power-Management ICs for ICERA E400 Platform OUT6 (LDO6) ELECTRICAL CHARACTERISTICS (MAX8982A/MAX8982P: VDDB = +3.2V and CVDD_ = 10FF, MAX8982X: VDDB = +3.3V and CVDD_ = 20FF, CREFBP = 0.1FF, COUT6 = 1FF, TA = -40NC to +85NC, unless otherwise noted. Typical values are at TA = +25NC.) (Note 3) PARAMETER Default Output Voltage Maximum Output Current Current Limit (Note 4) Dropout Voltage (Note 4) Line Regulation Load Regulation Power-Supply Rejection DVOUT/DVIN Output Noise Voltage VOUT6 = 90% of its regulation ILOAD = 100mA, TA = +85NC 2.90V P VDDB P 3.65V, ILOAD = 100mA 50FA < ILOAD < 150mA f = 10Hz to 10kHz, ILOAD = 30mA 100Hz to 100kHz, ILOAD = 30mA ILOAD = 50mA CONDITION MIN 2.619 150 165 360 150 2.2 25 60 45 2.65 2.70 2.75 2.80 2.85 2.90 2.95 3.00 100 50 100 650 300 TYP 2.70 MAX 2.781 UNITS V mA mA mV mV mV dB FVRMS MAX8982A/MAX8982P/MAX8982X Programmable Output Voltage ILOAD = 50mA V Startup Time from Shutdown (Note 4) Startup Transient Overshoot (Note 4) Shutdown Output Impedance (Active Discharge Resistance) ILOAD = 150mA ILOAD = 150mA I2C programmable, default off Fs mV I VSIM (LDO7) ELECTRICAL CHARACTERISTICS (MAX8982A/MAX8982P: VDDB = +3.2V and CVDD_ = 10FF, MAX8982X: VDDB = +3.3V and CVDD_ = 20FF, CREFBP = 0.1FF, COUT = 1FF, TA = -40NC to +85NC, unless otherwise noted. Typical values are at TA = +25NC.) (Note 3) PARAMETER Output Voltage Maximum Output Current Current Limit (Note 4) Dropout Voltage (Note 4) Line Regulation Load Regulation Power-Supply Rejection Output Noise Voltage VSIM Discharge Resistance (Active Discharge Resistance) CONDITION 50FA < ILOAD < 20mA, 1.8V mode 50FA < ILOAD < 20mA, 3.0V mode (default) 2.9V P VDDB P 3.65V, 1.8V mode VVSIM = 90% of 1.8V mode ILOAD = 20mA, 3V mode 2.9V P VDDB P 3.65V, ILOAD = 50FA (1.8V mode) 50FA < ILOAD < 20mA (1.8V mode) f = 10kHz, ILOAD = 10mA 100Hz to 100kHz, ILOAD = 10mA I2C programmable, default off MIN 1.746 2.91 150 165 360 120 0.1 25 57 80 100 650 200 TYP 1.80 3.00 MAX 1.854 3.09 UNITS V mA mA mV mV mV dB FV I 15 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X OUT8 (LDO8) ELECTRICAL CHARACTERISTICS (MAX8982A/MAX8982P only, VIN4 = VIN1_ = +5.0V, CIN4 = 1.0FF, CREFBP = 0.1FF, COUT8 = 1FF, TA = -40NC to +85NC, unless otherwise noted. Typical values are at TA = +25NC.) (Note 3) PARAMETER Input Operating Range Overvoltage Lockout (Shutdown LDO8 Output) Overvoltage Hysteresis Default Output Voltage Maximum Output Current Current Limit (Note 4) Dropout Voltage (Note 4) Line Regulation Load Regulation Power-Supply Rejection DVOUT/DVIN Output Noise Voltage (RMS) Programmable Output Voltage VOUT8 = 90% of its regulation 100mA, TA = +85NC 3.4V P VIN4 P 5.5V, VOUT8 = 3.1V, ILOAD = 100mA 50FA < ILOAD < 150mA f = 10Hz to 10kHz, ILOAD = 30mA 100Hz to 100kHz, ILOAD = 30mA ILOAD = 50mA ILOAD = 50mA 2.91 150 165 360 150 2.2 25 60 45 3.00 3.10 3.20 3.30 100 50 100 650 300 CONDITION Guaranteed by output voltage accuracy VIN4 rising, VIN1_ = VIN4 MIN 3.0 5.75 250 3.00 3.09 TYP MAX 5.5 5.93 UNITS V V mV V mA mA mV mV mV dB FVRMS V Startup Time from Shutdown (Note 4) Startup Transient Overshoot (Note 4) Shutdown Output Impedance (Active Discharge Resistance) ILOAD = 150mA ILOAD = 150mA I2C programmable, default off Fs mV I OUT9 (LDO9) ELECTRICAL CHARACTERISTICS (MAX8982_: VIN3 = VBUCK2 = 1.8V, CIN3 = 2.2FF, CREFBP = 0.1FF, COUT9 = 2.2FF, TA = -40NC to +85NC, unless otherwise noted. Typical values are at TA = +25NC.) (Note 3) PARAMETER Default Output Voltage Maximum Output Current Current Limit (Note 4) Load Regulation Power-Supply Rejection DVOUT/DVIN Output Noise Voltage VOUT9 = 90% of its regulation 50FA < ILOAD < 50mA f = 10Hz to 10kHz, ILOAD = 10mA 100Hz to 100kHz, ILOAD = 10mA CONDITION ILOAD = 10mA, VIN3 = 1.8V MIN 0.873 50 55 120 25 60 45 0.80 0.90 1.00 1.10 1.20 100 220 TYP 0.900 MAX 0.927 UNITS V mA mA mV dB FVRMS Programmable Output Voltage ILOAD = 10mA V Startup Time from Shutdown (Note 4) 16 ILOAD = 50mA Fs Power-Management ICs for ICERA E400 Platform OUT9 (LDO9) ELECTRICAL CHARACTERISTICS (continued) (MAX8982_: VIN3 = VBUCK2 = 1.8V, CIN3 = 2.2FF, CREFBP = 0.1FF, COUT9 = 2.2FF, TA = -40NC to +85NC, unless otherwise noted. Typical values are at TA = +25NC.) (Note 3) PARAMETER Startup Transient Overshoot (Note 4) Shutdown Output Impedance (Active Discharge Resistance) CONDITION ILOAD = 50mA I2C programmable, default off 100 MIN TYP MAX 50 UNITS mV I MAX8982A/MAX8982P/MAX8982X RESET ELECTRICAL CHARACTERISTICS (MAX8982A/MAX8982P: VIN1A = VIN1B = +5V, MAX8982X: VIN1A = VIN1B = +3.3V, VBUCK2 = 1.8V, CBUCK2 = 2.2FF, CREFBP = 0.1FF, TA = -40NC to +85NC, unless otherwise noted. Typical values are at TA = +25NC.) (Note 3) PARAMETER Output High Voltage Output Low Voltage RESET Enabled (Note 4) RESET Disabled (Note 4) Pullup Resistance to BUCK2 CONDITION Internal logic supply ISOURCE = 0FA Internal logic supply ISINK = 500FA From BUCK2 enable (Figure 4) With respect to IRQ = low 26 8 14 MIN VBUCK2 - 0.3V 0.3 625 78 22 TYP MAX UNITS V V Fs Fs kI IRQ ELECTRICAL CHARACTERISTICS (MAX8982A/MAX8982P: VIN1A = VIN1B = +5.0V, MAX8982X: VIN1A = VIN1B = +3.3V, VBUCK2 = 1.8V, CBUCK2 = 2.2FF, CREFBP = 0.1FF, TA = -40NC to +85NC. Typical values are at TA = +25NC, unless otherwise specified.) (Note 3) PARAMETER Output High Voltage Output Low Voltage Pullup Resistance to BUCK2 CONDITION Internal logic supply ISOURCE = 0FA Internal logic supply ISINK = 500FA 100 200 MIN VBUCK2 - 0.3V 0.3 400 TYP MAX UNITS V V kI CURRENT REGULATOR ELECTRICAL CHARACTERISTICS (MAX8982A/MAX8982P: VIN1A = VIN1B = +5V and VDD_ = 3.2V, MAX8982X: VIN1A = VIN1B = +3.3V and VDD_ = 3.3V, CREFBP = 0.1FF, TA = -40NC to +85NC, unless otherwise noted. Typical values are at TA = +25NC.) (Note 3) PARAMETER DR_ Sink Current Range DR_[2:0] = 000 DR_[2:0] = 001 DR_[2:0] = 010 DR_ Current Sink Programmable DR_[2:0] = 011 DR_[2:0] = 100 DR_[2:0] = 101 DR_[2:0] = 110 DR_[2:0] = 111 (default) DR_ Sink Current Accuracy (Note 4) VDR_ Voltage Drop TA = +25NC TA = -40NC to +85NC IDR_ = 24mA -10 -15 60 CONDITION MIN 3 3 6 9 12 15 18 21 24 +10 +15 120 % mV 17 mA TYP MAX 24 UNITS mA Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X FLASH TIMER ELECTRICAL CHARACTERISTICS (MAX8982A/MAX8982P: VIN1A = VIN1B = +5V and VDD_ = +3.2V, MAX8982X: VIN1A = VIN1B = +3.3V and VDD_ = +3.3V, CREFBP = 0.1FF, TA = -40NC to +85NC, unless otherwise noted. Typical values are at TA = +25NC.) (Note 4, Figure 11) PARAMETER Flash Timer Resolution 0 CONDITIONS MIN TYP 25 3175 0 (0000000) 25 (0000001) 50 75 . . 3175 (1111111) 4 0 3175 0 (0000000) 25 (0000001) 50 . . 3175 (1111111) 0 3175 0 (0000000) 25 (0000001) 50 . . 3175 (1111111) 0 3175 0 (0000000) 25 (0000001) 50 . . 3175 (1111111) 0 3175 0 (0000000) 25 (0000001) 50 . . 3175 (1111111) MAX UNITS ms Pattern Period, tP 7-bit programmable in 25ms steps ms Number of Programmable On Threshold Time for Flash to Turn On, t1 7-bit programmable in 25ms steps ms Time for Flash to Turn On, t2 7-bit programmable in 25ms steps ms Time for Flash to Turn On, t3 7-bit programmable in 25ms steps ms Time for Flash to Turn On, t4 7-bit programmable in 25ms steps ms 18 Power-Management ICs for ICERA E400 Platform FLASH TIMER ELECTRICAL CHARACTERISTICS (continued) (MAX8982A/MAX8982P: VIN1A = VIN1B = +5V and VDD_ = +3.2V, MAX8982X: VIN1A = VIN1B = +3.3V and VDD_ = +3.3V, CREFBP = 0.1FF, TA = -40NC to +85NC, unless otherwise noted. Typical values are at TA = +25NC.) (Note 4, Figure 11) PARAMETER CONDITIONS MIN 25 4-bit programmable in 25ms steps, same for each flash timer 25 (0000) 50 (0001) 75 . . 400 (1111) TYP MAX 400 UNITS MAX8982A/MAX8982P/MAX8982X Programmable On-Time, tON ms N32KHZ ELECTRICAL CHARACTERISTICS (MAX8982A/MAX8982P: VDD_ = +3.2V, MAX8982X: VDD_ = +3.3V, VBUCK2 = 1.8V, CBUCK2 = 2.2FF, CREFBP = 0.1FF, TA = -40NC to +85NC, unless otherwise noted. Typical values are at TA = +25NC.) (Note 3) PARAMETER Output High Voltage Output Low Voltage Output Duty Cycle Output Frequency Range Startup Time Edge Jitter (Note 4) Including initial startup, 20% tolerance From BUCK2 enable (Figure 4) CONDITION Internal logic supply ISOURCE = 2mA Internal logic supply ISINK = 2mA 30 25.6 50 32 MIN VBUCK2 - 0.45V 0.45 70 38.4 225 10 TYP MAX UNITS V V % kHz Fs ns Note 3: Limits are 100% production tested at TA = +25NC, unless otherwise noted. Limits over the temperature range are guaranteed by design. Note 4: Guaranteed by design, not production tested. Typical Operating Characteristics (MAX8982A/MAX8982P: VIN1A = VIN1B = 5V, MAX8982X: VIN1A = VIN1B = VDDA = VDDB = VIN4 = 3.3V, CREFBP = 0.1F, TA = -40C to +85C, Circuits of Figures 2 and 3, unless otherwise noted. Typical values are at TA = +25C. Limits are 100% production tested at TA = +25NC, unless otherwise noted. Limits over the temperature range are guaranteed by design.) SHUTDOWN CURRENT vs. INPUT VOLTAGE (MAX8982A) MAX8982A toc01 SHUTDOWN CURRENT vs. INPUT VOLTAGE (MAX8982X) MAX8982A toc02 NO LOAD SUPPLY CURRENT vs. INPUT VOLTAGE (MAX8982A) 280 SHUTDOWN CURRENT (A) 260 240 220 200 180 160 140 120 100 BUCK3, OUT3 ON ALL OTHER OUTPUTS OFF MAX8982A toc03 4.0 3.5 SHUTDOWN CURRENT (A) 3.0 2.5 2.0 1.5 1.0 0.5 0 4.0 4.5 5.0 4.0 3.5 SHUTDOWN CURRENT (A) 3.0 2.5 2.0 1.5 1.0 0.5 0 300 5.5 3.0 3.5 4.0 4.5 5.0 5.5 4.0 4.5 5.0 5.5 INPUT VOLTAGE (V) INPUT VOLTAGE (V) INPUT VOLTAGE (V) 19 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X Typical Operating Characteristics (continued) (MAX8982A/MAX8982P: VIN1A = VIN1B = 5V, MAX8982X: VIN1A = VIN1B = VDDA = VDDB = VIN4 = 3.3V, CREFBP = 0.1F, TA = -40C to +85C, Circuits of Figures 2 and 3, unless otherwise noted. Typical values are at TA = +25C. Limits are 100% production tested at TA = +25NC, unless otherwise noted. Limits over the temperature range are guaranteed by design.) NO LOAD SUPPLY CURRENT vs. INPUT VOLTAGE (MAX8982X) MAX8982A toc04 BUCK1 LOAD REGULATION L = 2.2H, HITACHI METALS LTD KSLI-252012AG-2R2 DCR = 100mI MAX8982A toc05 300 280 SHUTDOWN CURRENT (uA) 260 240 220 200 180 160 140 120 100 3.0 3.5 4.0 4.5 5.0 OUT3 ON ALL OTHER OUTPUTS OFF 0.950 0.925 OUTPUT VOLTAGE (V) 0.900 0.875 0.850 0.825 0.800 0 200 700 5.5 1200 INPUT VOLTAGE (V) LOAD CURRENT (mA) BUCK1 LOAD TRANSIENT MAX8982A toc06 BUCK1 EFFICIENCY vs. LOAD CURRENT 90 VIN = 4.5V VIN = 4.1V 80 EFFICIENCY (%) 70 60 50 VIN = 5V MAX8982A toc07 100 VBUCK1 AC-COUPLED 200mV/div 1.2A IBUCK1 VOUT = 1V COUT = 10F 100s/div 1mA 40 30 1 VIN = 5.5V 10 100 VOUT = 0.9V 1000 LOAD CURRENT (mA) BUCK1 SWITCHING FREQUENCY vs. LOAD CURRENT MAX8982A toc08 BUCK1 SWITCHING FREQUENCY vs. TEMPERATURE 2.150 SWITCHING FREQUENCY (MHz) 2.100 2.050 2.000 1.950 1.900 1.850 1.800 MAX8982A toc09 2.5 SWITCHING FREQUENCY (MHz) 2.0 1.5 1.0 0.5 0 0 200 700 2.200 1.750 1200 -40 -15 10 35 60 85 LOAD CURRENT (mA) TEMPERATURE (C) 20 Power-Management ICs for ICERA E400 Platform Typical Operating Characteristics (continued) (MAX8982A/MAX8982P: VIN1A = VIN1B = 5V, MAX8982X: VIN1A = VIN1B = VDDA = VDDB = VIN4 = 3.3V, CREFBP = 0.1F, TA = -40C to +85C, Circuits of Figures 2 and 3, unless otherwise noted. Typical values are at TA = +25C. Limits are 100% production tested at TA = +25NC, unless otherwise noted. Limits over the temperature range are guaranteed by design.) BUCK1 RAMP-UP TRANSITION MAX8982A toc10 MAX8982A/MAX8982P/MAX8982X BUCK1 RAMP-DOWN TRANSITION MAX8982A toc11 1.2V VBUCK1 1.2V VBUCK1 0.6V 0.6V NO LOAD 12.5mV/s RAMP RATE 20s/div IOUT = 1.2A 12.5mV/s RAMP RATE 20s/div BUCK2 LOAD REGULATION MAX8982A toc12 BUCK2 LOAD TRANSIENT MAX8982A toc13 1.820 1.800 OUTPUT VOLTAGE (V) 1.780 1.760 VBUCK2 AC-COUPLED 100mV/div 600mA 1.740 L = 1.0H, MURATA LQM2MPN1R0NG0 DCR = 85mI 1.720 0 200 400 600 LOAD CURRENT (mA) IBUCK2 VOUT = 1.8V 40s/div 1mA BUCK2 EFFICIENCY vs. LOAD CURRENT MAX8982A toc14 BUCK3 LOAD REGULATION (MAX8982A/MAX8982P ONLY) L = 2.2H, HITACHI METALS LTD KSLI-252012AG-2R2 DCR = 100mI MAX8982A toc15 100 90 EFFICIENCY (%) 80 VIN = 4.1V VIN = 4.5V 3.300 3.250 OUTPUT VOLTAGE (V) 3.200 3.150 3.100 3.050 3.000 VIN = 5V 70 VIN = 5.5V 60 50 40 1 10 100 1000 LOAD CURRENT (mA) 0 100 200 300 400 500 600 LOAD CURRENT (mA) 21 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X Typical Operating Characteristics (continued) (MAX8982A/MAX8982P: VIN1A = VIN1B = 5V, MAX8982X: VIN1A = VIN1B = VDDA = VDDB = VIN4 = 3.3V, CREFBP = 0.1F, TA = -40C to +85C, Circuits of Figures 2 and 3, unless otherwise noted. Typical values are at TA = +25C. Limits are 100% production tested at TA = +25NC, unless otherwise noted. Limits over the temperature range are guaranteed by design.) BUCK3 LOAD TRANSIENT (MAX8982A/MAX8982P ONLY) MAX8982A toc16 BUCK3 EFFICIENCY vs. LOAD CURRENT (MAX8982A/MAX8982P ONLY) 95 AC-COUPLED 100mV/div 90 EFFICIENCY (%) 85 80 75 70 65 60 55 50 1 10 100 VOUT = 3.2V 1000 LOAD CURRENT (mA) VIN = 5.5V VIN = 5V VIN = 4.1V VIN = 4.5V MAX8982A toc17 100 VOUT = 3.2V COUT = 10F VBUCK3 600mA IBUCK3 20s/div 1mA BUCK4 LOAD REGULATION (MAX8982A/MAX8982P ONLY) 3.400 OUTPUT VOLTAGE (V) 3.390 3.380 3.370 3.360 3.350 3.340 3.330 0 100 200 300 400 500 600 LOAD CURRENT (mA) MAX8982A toc18 BUCK4 LOAD TRANSIENT (MAX8982A/MAX8982P ONLY) MAX8982A toc19 3.410 VBUCK4 AC-COUPLED 50mV/div 1.5A L = TAIYO YUDEN NR3015T1R0N DCR = 30mI IBUCK4 VOUT = 3.4V 1mA TO 1.5A 20s/div 1mA BUCK4 EFFICIENCY vs. LOAD CURRENT (MAX8982A/MAX8982P ONLY) 90 80 EFFICIENCY (%) 70 60 50 40 30 20 10 1 10 100 LOAD CURRENT (mA) VOUT = 3.4V 1000 10,000 VIN = 4.1V VIN = 4.5V VIN = 5V VIN = 5.5V MAX8982A toc20 BUCK4 SWITCHING FREQUENCY vs. LOAD CURRENT (MAX8982A/MAX8982P ONLY) MAX8982A toc21 100 2.5 SWITCHING FREQUENCY (MHz) 2.0 1.5 1.0 0.5 0 0 200 400 600 LOAD CURRENT (mA) 22 Power-Management ICs for ICERA E400 Platform Typical Operating Characteristics (continued) (MAX8982A/MAX8982P: VIN1A = VIN1B = 5V, MAX8982X: VIN1A = VIN1B = VDDA = VDDB = VIN4 = 3.3V, CREFBP = 0.1F, TA = -40C to +85C, Circuits of Figures 2 and 3, unless otherwise noted. Typical values are at TA = +25C. Limits are 100% production tested at TA = +25NC, unless otherwise noted. Limits over the temperature range are guaranteed by design.) BUCK4 SWITCHING FREQUENCY vs. TEMPERATURE (MAX8982A/MAX8982P ONLY) MAX8982A toc22 MAX8982A/MAX8982P/MAX8982X LDO1 LOAD REGULATION MAX8982A toc23 LDO2 LOAD REGULATION 1.810 1.808 OUTPUT VOLTAGE (V) 1.806 1.804 1.802 1.800 1.798 1.796 1.794 1.792 1.790 MAX8982A toc24 2.20 2.15 SWITCHING FREQUENCY (MHz) 2.10 2.05 2.00 1.95 1.90 1.85 1.80 -40 -15 10 35 60 2.705 2.704 OUTPUT VOLTAGE (V) 2.703 2.702 2.701 2.700 2.699 2.698 1.812 85 2.697 0 50 100 150 200 250 300 LOAD CURRENT (mA) 0 50 100 150 TEMPERATURE (C) LOAD CURRENT (mA) LDO3 LOAD REGULATION MAX8982A toc25 LDO4 LOAD REGULATION MAX8982A toc26 2.820 2.815 OUTPUT VOLTAGE (V) 2.810 2.805 2.800 2.795 2.790 0 50 100 0.903 OUTPUT VOLTAGE (V) 150 0.902 0.901 0 10 20 30 40 50 LOAD CURRENT (mA) LOAD CURRENT (mA) LDO5 LOAD REGULATION MAX8982A toc27 LDO6 LOAD REGULATION MAX8982A toc28 3.020 3.010 OUTPUT VOLTAGE (V) 3.000 2.990 2.980 2.970 2.960 0 50 100 2.720 2.715 OUTPUT VOLTAGE (V) 2.710 2.705 2.700 2.695 2.690 150 0 50 100 150 LOAD CURRENT (mA) LOAD CURRENT (mA) 23 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X Typical Operating Characteristics (continued) (MAX8982A/MAX8982P: VIN1A = VIN1B = 5V, MAX8982X: VIN1A = VIN1B = VDDA = VDDB = VIN4 = 3.3V, CREFBP = 0.1F, TA = -40C to +85C, Circuits of Figures 2 and 3, unless otherwise noted. Typical values are at TA = +25C. Limits are 100% production tested at TA = +25NC, unless otherwise noted. Limits over the temperature range are guaranteed by design.) LDO7 LOAD REGULATION 3.020 OUTPUT VOLTAGE (V) 3.015 3.010 3.005 3.000 2.995 2.990 2.985 0 20 40 60 80 100 LOAD CURRENT (mA) MAX8982A toc29 LDO8 LOAD REGULATION (MAX8982A/MAX8982P ONLY) 3.015 OUTPUT VOLTAGE (V) 3.010 3.005 3.000 2.995 2.990 2.985 0 20 40 60 80 100 LOAD CURRENT (mA) MAX8982A toc30 3.025 3.020 LDO9 LOAD REGULATION MAX8982A toc31 LED CURRENT ACCURACY vs. LED CURRENT SETTING LUMEX SML-LX2832SISUGSBC LED CURRENT ACCURACY (%) 8 6 4 2 0 -2 LED2 LED3 MAX8982A toc32 0.902 10 OUTPUT VOLTAGE (V) 0.900 0 20 40 60 80 100 LOAD CURRENT (mA) -4 0 5 10 15 20 25 LED CURRENT (mA) LED FLASH WAVEFORMS MAX8982A toc33 OVERVOLTAGE PROTECTION MAX8982A toc34 VIN_ 24mA VBUCK1 ILED2 0A 24mA VBUCK2 5V/div 0V 1V/div 0V 1V/div 0V ILED3 1s/div 0A VLDO1 2V/div 0V 400s/div 24 Power-Management ICs for ICERA E400 Platform Pin Configurations MAX8982A/MAX8982P/MAX8982X TOP VIEW (BUMP ON BOTTOM) 1 2 3 MAX8982A/MAX8982P 4 5 6 7 A N32 kHz OUT9 GND REF BP OUT6 OUT3 OUT2 B OUT4 DR1 DR2 OUT8 VSIM VDDB VDDA C IN3 DR3 RESET OUT5 SCL IRQ OUT1 D LX2 BUCK2 DVS1 SDA PWR_ REQ BUCK3 LX3 E PGND2 BUCK1 EN IN1B LX4 BUCK4 PGND3 F PGND1 LX1 IN4 IN1A LX4 PGND4 PGND4 WLP 25 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X Pin Configurations (continued) TOP VIEW (BUMP ON BOTTOM) 1 2 3 MAX8982X 4 5 6 7 A N32 kHz OUT9 GND REF BP OUT6 OUT3 OUT2 B OUT4 DR1 DR2 DNC VSIM VDDB VDDA C IN3 DR3 RESET OUT5 SCL IRQ OUT1 D LX2 BUCK2 DVS1 SDA PWR_ REQ DNC DNC E PGND2 BUCK1 EN IN1B DNC DNC PGND3 F PGND1 LX1 IN4 IN1A DNC PGND4 PGND4 WLP 26 Power-Management ICs for ICERA E400 Platform Pin Description NAME PIN GROUND A3 F1 E1 E7 F6, F7 INPUT SUPPLY IN1A F4 -- E4 C1 F3 IN1B IN3 IN4 -- B7 VDDA -- B6 VDDB -- IN1A IN1B IN3 -- IN4 -- VDDA -- VDDB LX1 LX2 -- DNC -- DNC BUCK1 BUCK2 -- DNC -- DNC -- Input Supply to the IC. The operating voltage range for the MAX8982A is 4.1V to 5.5V. Connect three 330FF tantalum capacitors as close as possible to IN1A and IN1B. Connect IN1A to IN1B. Input Supply to the IC. The operating voltage range for the MAX8982X is 2.9V to 5.5V. Bypass with a 22FF ceramic capacitor as close as possible to IN1A and IN1B. Connect IN1A to IN1B. Input Supply to the IC. Connect IN1B to IN1A. Input Supply for LDO4 and LDO9. Connect IN3 to the BUCK2 output. Bypass IN3 with a 2.2FF ceramic capacitor as close as possible to IN3. Input Supply for LDO8. Bypass with a 1FF ceramic capacitor as close as possible to IN4. The IN4 operating range is from 3.0V to 5.5V. Connect IN4 to either IN1A and IN1B. Connect IN4 to Both IN1A and IN1B Power Input for LDO1 and LDO2. Connect VDDA to VDDB. Bypass VDDA with a 10FF ceramic capacitor as close as possible to VDDA. Power Input for LDO1 and LDO2. Connect VDDA to VDDB, IN1A, and IN1B. Power Input for LDO3, LDO5, LDO6, and LDO7. Connect VDDB to VDDA. Power Input for LDO3, LDO5, LDO6, and LDO7. Connect VDDB to VDDA, IN1A, and IN1B. BUCK1 Inductor Connection. LX1 connects to the drains of the internal p-channel and n-channel MOSFETs. BUCK2 Inductor Connection. LX2 connects to the drains of the internal p-channel and n-channel MOSFETs. BUCK3 Inductor Connection. LX3 connects to the drains of the internal p-channel and n-channel MOSFETs. Do Not Connect BUCK4 Inductor Connection. LX4 connects to the drains of the internal p-channel and n-channel MOSFETs. Connect the two LX4 bumps together externally. Do Not Connect BUCK1 Output Feedback BUCK2 Output Feedback BUCK3 Output Feedback Do Not Connect BUCK4 Output Feedback Do Not Connect GND PGND1 PGND2 PGND3 PGND4 GND PGND1 PGND2 PGND3 PGND4 Analog Ground Power Ground for BUCK1 Power Ground for BUCK2 Power Ground for BUCK3 Power Ground for BUCK4 MAX8982A/ MAX8982X MAX8982P FUNCTION MAX8982A/MAX8982P/MAX8982X BUCK CONVERTERS F2 D1 LX1 LX2 LX3 -- E5, F5 E2 D2 D6 E6 LX4 -- BUCK1 BUCK2 BUCK3 -- BUCK4 -- D7 27 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X Pin Description (continued) NAME PIN MAX8982A/ MAX8982X MAX8982P FUNCTION LDO REGULATORS C7 A7 A6 B1 C4 A5 B5 B4 A2 I2C INTERFACE D4 C5 SDA SCL SDA SCL I2C Data. SDA is high impedance when off. I2C Clock. SCL is high impedance when off. Current Regulated Driver 1. Typically used to drive an LED. DR1 can be programmed to sink 3mA to 24mA in 8 steps (24mA default). If the flash timer is activated, the LED can be programmed to turn on/off in a preprogrammed pattern. See the Embedded Flash Timer section. Current Regulated Driver 2. Typically used to drive an LED. DR2 can be programmed to sink 3mA to 24mA in 8 steps (24mA default). If the flash timer is activated, the LED can be programmed to turn on/off in a preprogrammed pattern. See the Embedded Flash Timer section. Current Regulated Driver 3. Typically used to drive an LED. DR3 can be programmed to sink 3mA to 24mA in 8 steps (24mA default). If the flash timer is activated, the LED can be programmed to turn on/off in a preprogrammed pattern. See the Embedded Flash Timer section. Active-High IC Enable Input Active-High to Enable All Designated Step-Down Regulators and LDOs in Sequence. Active-high/low to enable/disable all step-down converters and LDOs after power-on. The values in the BUCK1DVS1 and BUCK1DVS2 registers are reset to their defaults when PWR_REQ goes low in normal operation. BUCK1 Output Selection Input for DVS Function OUT1 OUT2 OUT3 OUT4 OUT5 OUT6 VSIM OUT8 -- OUT9 OUT1 OUT2 OUT3 OUT4 OUT5 OUT6 VSIM -- DNC OUT9 LDO1 Output. Bypass OUT1 with a 4.7FF ceramic capacitor. OUT1 supplies loads up to 300mA. The default output voltage is 2.7V. LDO2 Output. Bypass OUT2 with a 1FF ceramic capacitor. OUT2 supplies loads up to 150mA. The default output voltage is 1.8V. LDO3 Output. Bypass OUT3 with a 1FF ceramic capacitor. OUT3 supplies loads up to 150mA. The default output voltage is 2.8V. LDO4 Output. Bypass OUT4 with a 2.2FF ceramic capacitor. OUT4 supplies loads up to 50mA. The default output voltage is 0.9V. LDO5 Output. Bypass OUT5 with a 1FF ceramic capacitor. OUT5 supplies loads up to 150mA. The default output voltage is 3.0V. LDO6 Output. Bypass OUT6 with a 1FF ceramic capacitor. OUT6 supplies loads up to 150mA. The default output voltage is 2.7V. LDO7 Output. Bypass VSIM with a 1FF ceramic capacitor. VSIM supplies loads up to 150mA. The default output voltage is 3V. LDO8 Output. Bypass OUT8 with a 1FF ceramic capacitor. OUT8 supplies loads up to 150mA. The default output voltage is 3V. Do Not Connect LDO9 Output. Bypass OUT9 with a 2.2FF ceramic capacitor. OUT9 supplies loads up to 50mA. The default output voltage is 0.9V. CURRENT REGULATORS B2 DR1 DR1 B3 DR2 DR2 C2 LOGIC INPUTS E3 D5 D3 DR3 DR3 EN PWR_REQ DVS1 EN PWR_REQ DVS1 28 Power-Management ICs for ICERA E400 Platform Pin Description (continued) NAME PIN MAX8982A/ MAX8982X MAX8982P IRQ RESET IRQ RESET FUNCTION MAX8982A/MAX8982P/MAX8982X LOGIC OUTPUTS C6 C3 Active-Low, Open-Drain Interrupt Output. Internal pullup resistor, 200kI, to BUCK2. Active-Low, Open-Drain Reset Output. There is an internal 14kI pullup resistor to BUCK2. Reference Bypass. Connect the reference bypass capacitor from REFBP to GND. See Table 3. High impedance in off condition. VREFBP is 0.8V (typ). Do not use to provide power to external circuitry. 32kHz Clock Output. This output is supplied from BUCK2. REFERENCE OUTPUT A4 32kHz CLOCK A1 N32kHz N32kHz REFBP REFBP Table 1. Summary of Power Supplies PARAMETER BUCK1 Function Default Voltage (V) Core 0.9 BUCK2 System IO 1.8 BUCK3* BUCK4* OUT1 OUT2 LDO INPUT 3.2 PA 3.4 RF 2.7 RF 1.8 OUT3 Analog 2.8 OUT4 OUT5 PLL 0.9 SD 3.0 OUT6 TCXO 2.7 OUT7 OUT8* OUT9 (VSIM) SIM 3.00 USB 3.0 BB 0.9 Continuous 1200** Output Current 1300*** (mA) 0.600 600 N/A 600 2.90 2.95 3.00 3.05 3.10 3.15 3.20 1800 3.00 3.05 3.10 3.15 3.20 3.25 3.30 3.35 3.40 3.45 3.50 3.55 3.60 3.65 3.70 3.75 300 2.65 2.70 2.75 2.80 2.85 2.90 2.95 3.00 150 1.5 1.8 2.7 1.7 150 2.65 2.70 2.75 2.80 2.85 2.90 2.95 3.00 50 0.8 0.9 1.0 1.1 1.2 150 2.80 2.90 3.00 3.20 150 2.65 2.70 2.75 2.80 2.85 2.90 2.95 3.00 150 1.80 3.00 150 3.00 3.10 3.20 3.30 50 0.8 0.9 1.0 1.1 1.2 Programmable Voltage Options (V) 25mV step 3.25 3.30 3.35 3.40 3.45 3.50 3.55 3.60 3.65 1.20 *BUCK3, BUCK4, and OUT8 are for the MAX8982A/MAX8982P only. **MAX8982A/MAX8982X. ***MAX8982P. 29 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X Table 1. Summary of Power Supplies (continued) PARAMETER BUCK1 Default ON at Initial Startup ON/OFF Control After Power-Up Default Active Discharge Resistor PWR_ REQ I2C or PWR_ REQ BUCK2 BUCK3* BUCK4* OUT1 OUT2 PWR_ PWR_ REQ REQ I2C I2C or or PWR_ PWR_ REQ REQ OUT3 OUT4 OUT5 PWR_ REQ OUT6 PWR_ REQ I2C or PWR_ REQ OUT7 OUT8* OUT9 (VSIM) OFF I2C or PWR_ REQ ON ON ON I2C or PWR_ REQ ON I2C or PWR_ REQ OFF I2C or PWR_ REQ ON I2C or PWR_ REQ OFF I2C I2C or or PWR_ PWR_ REQ REQ I2C I2C or or PWR_ PWR_ REQ REQ OFF ON OFF OFF OFF OFF OFF OFF OFF OFF OFF OFF OFF *BUCK3, BUCK4, and OUT8 are for the MAX8982A/MAX8982P only. 30 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X USB INPUT 5V DD+ G IN1_ IN1A IN1B 3.8V 2.7V FOR MAX8982P 330F * 3 REFBP 0.1F GND 0.9V 2.2F LDO9 (50mA) STEP-DOWN DC-DC 1 CONVERTER (1.2A) OUT9 IN3 IN1A 5.75V OVP SHUTDOWN SIGNAL UVLO IN1A ON/OFF SEQUENCE STEP-DOWN CONVERTER 4 (1.8A) P LX4 LX4 2.2H 3.4V (DEFAULT) 3.0V TO 3.75V IN 50mV STEPS 2.2F GSM PA/ UMTS PA N PGND4 PGND4 BUCK4 BB P LX1 IN1B 2.2H 0.9V (DEFAULT) 0.6V TO 1.2V IN 25mV STEPS CORE 2.2F N UVLO (3.8V) VDDB TCXO 2.7V 1F LDO6 (50mA) OUT6 REF (0.8V) THERMAL SHUTDOWN +160C N PGND1 BUCK1 DVS1 IN1A DCDC 1 SEL P STEP-DOWN DC-DC 2 CONVERTER (DEFAULT ON, 600mA) LX2 1H 2.2F 1.8V VCC_IO N N PGND2 BUCK2 IN3 ON/OFF SEQUENCE SHUTDOWN SIGNAL BB CHIPSET ICE8060 ON E400 PLATFORM INTERRUPT IN1_ 16ms TIMER 2.2F OUT4 0.9V 2.2F PLL EN BUCK2 200kI IRQ ON/OFF CONTROL AND I2C INTERFACE BUCK2 625s 14kI BUCK2 RESET IN1A STEP-DOWN DC-DC 3 CONVERTER (DEFAULT ON) LDO4 (50mA) N BB CHIPSET ICE 8060 ON E400 PLATFORM SDA SDA RESET SCL POR_N RTBON 3.2V (DEFAULT) 2.9V TO 3.65V IN 50mV STEPS 2.2F SCL P LX3 2.2H PWR_REQ PWR_REQ N PGND3 IN1_ 1F 3.0V HS USB TRANSCEIVER IN4 BUCK3 MAX8982A MAX8982P OUT8 LDO INPUT VDDA VDDB OUT3 10F 2.8V 1F ANALOG BASEBAND 1F LDO8 (DEFAULT ON) 150mA REF VDDB LDO3 DEFAULT ON 150mA N OUT2 1.8V 1F N RF1V8 RF CHIPSET ICE 8260 2.7V 4.7F LDO1 (300mA) DR1 3-CHANNEL CURRENT REGULATOR (24mA, DEFAULT) RF2V7 32kHz OSCILLATOR BUCK2 BB OSC 32kI IN1_ N32kHz VDDA LDO2 (150mA) N OUT1 VDDA N OUT5 3.0V 1F DR2 FLASH TIMER SD CARD VDDB LDO5 (150mA) DR3 OPTIONAL RESISTORS (3--24mA IN 3mA STEPS) N VSIM USIM 1F VDDB 1.8V/3.0V SIM LDO (LDO7) 150mA N Figure 1. MAX8982A/MAX8982P Typical Application Circuit and Functional Block Diagram 31 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X Table 2. External Component List for Figure 1 LOCATION IN1A, IN1B IN3 IN4 OUT1 OUT2 OUT3 OUT4 OUT5 OUT6 VSIM (OUT7) OUT8 OUT9 2.2FF 1.0FF 4.7FF 1.0FF 1.0FF 2.2FF 1.0FF 1.0FF 1.0FF 1.0FF 2.2FF Total capacitance R total output capacitance for LDO1, LDO2, LDO3, LDO5, LDO6, and VSIM. Use a 10FF capacitor on VDDA/VDDB as recommended. 2.2FF 2.2FF 2.2FF 2 x 22FF 1FH to 4.7FH 1FH to 4.7FH 1FH to 4.7FH 1FH to 4.7FH 0.1FF A pulldown resistor, if necessary. 0.1FF Absorb ESD energy EXTERNAL COMPONENTS 3 x 330FF tantalum capacitors NOTES Buck stability and GSM PA supply Input for LDO4 and LDO9 Input for LDO8 LDO compensation and load transient response LDO compensation LDO compensation LDO compensation LDO compensation LDO compensation LDO compensation LDO compensation LDO compensation VDDA, VDDB BUCK1 for BB Core BUCK2 for BB System IO BUCK3 as LDO Input BUCK4 for GSM PA/UMTS PA LX1 LX2 LX3 LX4 REFBP EN Any Bump Required to Pass 8kV Module Level ESD All LDOs stability For low noise, 1.2A continuous load For low noise For low noise Supply for both GSM PA and UMTS PA 2.2FH recommended (Table 60) 1.0FH recommended (Table 60) 2.2FH recommended (Table 60) 2.2FH recommended (Table 60) Noise filter Note: Input/output capacitance should be as close as possible to the IC. All capacitors are ceramic X5R or X7R, unless otherwise noted. 32 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X IN1A VDDB 3.3V INPUT 22F VDDA IN1A IN1B IN4 REFBP 0.1F IN1A GND 0.9V 2.2F LDO9 (50mA) OUT9 IN3 STEP-DOWN DC-DC 2 CONVERTER (DEFAULT ON, 600mA) 2.7V 5.75V UVLO OVP SHUTDOWN SIGNAL STEP-DOWN DC-DC 1 CONVERTER (1.2A) P LX1 2.2H 0.9V (DEFAULT) 0.6V TO 1.2V IN 25mV STEPS CORE 2.2F N PGND1 BUCK1 DVS1 ON/OFF SEQUENCE DCDC 1 SEL P LX2 VCC_USB 1H 2.2F 1.8V VCC_IO IN1B N PGND2 BUCK2 N VDDB TCXO 2.7V 1F LDO6 (50mA) OUT6 UVLO (2.7V) REF (0.8V) THERMAL SHUTDOWN +160C IN3 2.2F OUT4 LDO4 (50mA) 1F 0.9V VCC_PLL N N BB CHIPSET ICE8060 ON E400 PLATFORM ON/OFF SEQUENCE IN1_ SHUTDOWN SIGNAL EN BUCK2 200kI ON = BUCK 2EN + 625s 16ms TIMER 14kI BUCK2 RESET BB CHIPSET ICE 8060 ON E400 PLATFORM RESET POR_N RTBON 2.8V 1F ANALOG BASEBAND OUT3 ON/OFF CONTROL AND I2C INTERFACE VDDB LDO3 DEFAULT ON 150mA INTERRUPT SDA SCL IRQ SDA VDDA SCL N OUT2 1F 1.8V RF1V8 RF CHIPSET ICE 82 xx LDO2 (150mA) N OUT1 2.7V 4.7F PWR_REQ PWR_REQ MAX8982X VDDA 32kHz OSCILLATOR BUCK2 LDO1 (300mA) RF2V7 N OUT5 3.0V 1F BB OSC 32kI 3.3V INPUT N32kHz VDDB DR1 DR2 DR3 OPTIONAL RESISTORS LDO5 (150mA) 3-CHANNEL CURRENT REGULATOR (24mA, DEFAULT) FLASH TIMER VDDB 1.8V/3.0V SIM LDO (LDO7) 150mA SD CARD N VSIM 1F 1.8V USIM N (3--24mA IN 3mA STEPS) Figure 2. MAX8982X Typical Application Circuit and Functional Block Diagram 33 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X Table 3. External Component List for Figure 2 LOCATION IN1A, IN1B IN3 IN4 OUT1 OUT2 OUT3 OUT4 OUT5 OUT6 VSIM (OUT7) OUT9 VDDA, VDDB BUCK1 for BB Core BUCK2 for BB System IO LX1 LX2 REFBP EN Any Bump Required to Pass 8kV Module Level ESD 4.7FF 1.0FF 1.0FF 2.2FF 1.0FF 1.0FF 1.0FF 2.2FF Total capacitance R total output capacitance for LDO1, LDO2, LDO3, LDO5, LDO6, and VSIM. 2.2FF 2.2FF 1FH to 4.7FH 1FH to 4.7FH 0.1FF A pulldown resistor, if necessary 0.1FF Absorb ESD energy 22FF 2.2FF EXTERNAL COMPONENTS Buck stability Input for LDO4 and LDO9 Connect to IN1A and IN1B LDO compensation and load transient response LDO compensation LDO compensation LDO compensation LDO compensation LDO compensation LDO compensation LDO compensation All LDOs stability. Connect VDDA and VDDB to IN1A and IN1B. For low noise, 1.2A continuous load For low noise 2.2FH recommended (Table 60) 1.0FH recommended (Table 60) Noise filter NOTES Note: Input/output capacitance should be as close as possible to the IC. All capacitors are ceramic X5R or X7R, unless otherwise noted. Detailed Description The power-on/off state diagram is shown in Figure 3. When the IN1_ supply voltage is valid and EN is high, the default power supplies turn on in sequence (Figure 4). Once powered up, any step-down or LDO output can be enabled or disabled through I2C, or they can be programmed to be controlled by the PWR_REQ logic input. PWR_REQ PWR_REQ is a control input from baseband chipset used to enable/disable specified regulators. After power-up, when PWR_REQ goes logic-high, any step-down or LDO output programmed for PWR_REQ control is enabled in a predefined sequence. The regulators are powered up in four groups as shown in Figure 5. See the following for the regulators belonging to each group. When PWR_REQ goes logic-low, all regulators programmed for PWR_REQ control are turned off simultaneously. 34 Power-On/Off Control Any regulator that is set to on or off though I2C is not affected by PWR_REQ, except for BUCK1. The programmed values in BUCK1DVS1 and BUCK1DVS2 are reset to their defaults when PWR_REQ goes low even in normal operation. Group A: BUCK3 (MAX8982A/MAX8982P only) LDO2 (default is PWR_REQ On mode) BUCK2 Group B: LDO1 (default is PWR_REQ On mode) LDO3 BUCK4 (MAX8982A/MAX8982P only) Group C: LDO6 (default is PWR_REQ On mode) LDO5 LDO7 LDO8 (MAX8982A/MAX8982P only) Group D: BUCK1 (default is PWR_REQ On mode) LDO4 (default is PWR_REQ On mode) LDO9 Power-Management ICs for ICERA E400 Platform All regulators include an internal resistor for discharging the output when the regulator is shut down. In the default state (except BUCK2), this resistor is not connected so the output decay depends only on the applied load. To Active Discharge enable this discharge resistor, set the appropriate bit in the BUCK1-4ADIS, LDO1-8ADIS, or LDO9ADIS register. The active discharge resistor values are specified in the General Electrical Characteristics table. MAX8982A/MAX8982P/MAX8982X SHUTDOWN ALL REGULATORS DISABLED I2C HIGH IMPEDANCE REF DISABLED 32kHz DISABLED VIN1_ < 3.5V (MAX8982A) OR VIN1_ < 2.4V (MAX8982P/MAX8982X) OR VIN1_ > 5.75V OR EN = LOW FROM ANY STATE NOTE: ENABLE OF BUCKS AND LDOS AND CONTROL OF BUCKS AND LDOS BY PWR_REQ CAN BE MODIFIED AFTER STARTUP THROUGH I2C. VIN1_ > 3.8V (TYP) (MAX8982A) VIN1_ > 2.7V (TYP) (MAX8982P/MAX8982X) AND EN = HIGH POWER-UP BUCK3 ENABLED (MAX8982A/MAX8982P) BUCK2 ENABLED LDO3 ENABLED LDO8 ENABLED (MAX8982A/MAX8982P) LDO9 ENABLED RESET = HIGH VREFBP = 0.8V I2C ENABLED 32kHz CLOCK ENABLED PWR_REQ = HIGH BUCK1 ENABLED LDO1 ENABLED LDO2 ENABLED LDO4 ENABLED LDO6 ENABLED RESET = HIGH VREFBP = 0.8V I2C ENABLE 32kHz CLOCK ENABLED PWR_REQ = HIGH BUCK1 DISABLED LDO1 DISABLED LDO2 DISABLED LDO4 DISABLED LDO6 DISABLED RESET = HIGH VREFBP = 0.8V I2C ENABLED 32kHz CLOCK ENABLED PWR_REQ = LOW Figure 3. Power-On/Off State Diagram with IN3 Connected to BUCK2 Output and IN4 Connected to IN1_. Default PWR_REQ Regulators Are Shown. 35 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X ON SEQUENCING RESTARTS WHEN INPUT IS ABOVE UVLO RISING THRESHOLD EN AND IN1_ UVLO RISING ~16ms UVLO FALLING BUCK 3 (3.2V) 125s BUCK 2 FOR IO (1.8V) 32kHz OUTPUT 225s CONTINUOUS OUT 3 FOR ANALOG (2.8V) 375s OUT 8 FOR USB (3.0V) OUT 9 FOR BB (0.9V) 625s RESET OTHER ONREGULATORS 31s TO 62s IRQ 31s 125s 125s OPERATING STATE OFF POWER-ON SEQUENCE ON OFF POWER-ON SEQUENCE Figure 4. MAX8982_ Power-On Timing Diagram at Initial Startup with EN Connected to IN1_. BUCK3 and OUT8 Are for the MAX8982A/MAX8982P Only. 36 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X PWR_REQ GROUP A : OUT 2,* BUCK 2, BUCK 3** GROUP B : LDO1,* OUT 3, BUCK 4** GROUP C : OUT6,* OUT5, OUT7, OUT8** GROUP D : BUCK 1*, OUT4,* OUT9 375s 200s 100s ~10s (BUILT-IN TIME DELAY TO ENABLE REGULATORS) OUTPUT DECAY DEPENDS ON THE LOAD *THESE REGULATORS DEFAULT TO PWR_REQ CONTROL. THE OTHERS MUST BE PROGRAMED TO PWR_REQ CONTROL BY I2C. **BUCK3, BUCK4, AND OUT8 ARE FOR THE MAX8982A/MAX8982P ONLY. Figure 5. MAX8982_ Power-On Timing Diagram in PWR_REQ ON Mode After Power-Up The step-down converters are optimized for high efficiency over a wide load range, small external component size, low output ripple, and excellent transient response. The step-down converters also feature an internal MOSFET switch with optimized on-resistance and an internal synchronous rectifier to maximize the efficiency and reduce the number of external components. The ICs use a proprietary hysteretic PWM control scheme that switches with a nearly fixed frequency. Figure 6 shows the frequency variation versus load current with a 5V input supply and at TA = +25C. FREQUENCY vs. LOAD AT 5V INPUT 2.8 2.6 2.4 2.2 2.0 1.8 1.6 1.4 1.2 1.0 0.8 0.6 0.4 0.2 0 1 10 50 100 200 300 400 LOAD (mA) 500 BUCK1, BUCK2, and BUCK3 Step-Down Converters The default output is 0.9V. The BUCK1 voltage is programmable through I2C from 0.6V to 1.2V in 25mV increments. Setting the Output Voltage on BUCK1 BUCK1 includes DVS that allows two output voltages to be programmed through I2C, and an external control input to select between the two voltages. Toggling DVS1 changes the BUCK1 output voltage on-the-fly between the two programmed voltages (Figure 7). Each BUCK1DVS_ register specifies a voltage in the 0.6V to 1.2V range in 25mV increments. Dynamic Voltage Scaling (DVS) Function on Buck 1 I2C INTERFACE BUCK1 BUCK2 BUCK3 BUCK1DVS1 (0X3F) (DEFAULT = 0.9V) BUCK1 OUTPUT (DEFAULT = 0.9V) BUCK1DVS2 (0X40) (DEFAULT = 0.9V) DVS1 FREQUENCY (MHz) 0.6V TO 1.2V IN 25mV STEPS Truth Table DVS1 High Low BUCK1 OUTPUT Set by BUCK1DVS2 register Set by BUCK1DVS1 register Figure 6. Frequency Variation vs. Load Current with a 5V Input Supply Figure 7. DVS1 Logic Diagram 37 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X BUCK1 uses a controlled ramp rate when it is enabled and when changing between output voltage settings. Four programmable slew rates are available for BUCK1. The default value is 12.5mV/Fs (Table 4). The same slew rate is applied for ramp-up/down. The BUCK2 output voltage is fixed at 1.8V. No programmable output is available. Ramp-Up/Down Slope Control on BUCK1 The reference bypass is for low noise filtering only and must not be loaded. Bypass REFBP with a 0.1FF ceramic capacitor. The REFBP voltage is 0.8V (typ). Do not use REFBP to provide power to external circuitry. If the internal die temperature of any LDOs or stepdown regulators reaches +160NC, the ICs shut down the regulator locally. The regulator is reenabled after it cools by 10NC. The ICs also contain a single +125NC thermal detector located in the center of the die. When the temperature at the center of the die exceeds +125NC, this detector triggers and activates an interrupt. The ICs monitor the voltage at the IN1_ power input. When this voltage drops below 3.5V (MAX8982A) or 2.4V (MAX8982P/MAX8982X), the ICs shut down. The ICs turn on when this voltage rises above 3.8V (MAX8982A) or 2.7V (MAX8982P/MAX8982X) and EN is high. After a UVLO event, all registers are reset to their POR value. If the voltage on the IN1_ or IN4 inputs exceeds 5.75V (typ), the ICs shut down. When the supply voltage returns to within the valid operating range and EN is high, the ICs turn on and go through a normal power-up sequence. All registers are reset to their default poweron reset (POR) value. Reference Bypass (REFBP) Setting the Output Voltage on BUCK2 Thermal Overload Protection The BUCK3 default output is 3.2V. The BUCK3 output voltage is programmable from 2.9V to 3.65V in 50mV increments through I2C. BUCK3 is only available on the MAX8982A/MAX8982P. Setting the Output Voltage on BUCK3 Undervoltage Lockout (UVLO) BUCK4 is a 2MHz fixed-frequency PWM step-down converter, typically used to supply the power amplifier (PA). The BUCK4 load capability is 1.8A. BUCK4 is only available on the MAX8982A/MAX8982P. The default output voltage is 3.4V. The BUCK4 output voltage is programmable between 3.0V and 3.75V in 50mV increments through I2C. BUCK4 Step-Down Converter for PA (Power Amplifier) Setting the Output Voltage on BUCK4 Overvoltage Protection (OVP) All linear regulators are designed for low-drop, low noise, high PSRR, and low quiescent current to minimize power consumption. If the input voltage is above UVLO threshold and power-on is logic-high, the default linear regulator (LDO3) turns on. The other LDOs are turned on and off by the baseband processor through the I2C interface or PWR_REQ control signal. All LDO output voltages are programmable through the I2C interface within option voltages. Linear Regulators Power-on reset (POR) for I2C occurs when the ICs turn off due to UVLO, OVP, or EN = low. This condition puts the IC into shutdown and then clears all previously programmed output voltages in the internal registers. The programmed values in BUCK1DVS1 and BUCK1DVS2 are also reset to their defaults when PWR_REQ goes low in normal operation mode. Power-On Reset (POR) Table 4. BUCK1 Ramp-Up/Down Slope Control Settings RASD1[1] 0 0 1 1 RASD1[0] 0 1 0 1 SLEW RATE (mV/s) 5 10 12.5 (default) 25 VBUCK1 UP SLOPE CONTROL DOWN SLOPE CONTROL Figure 8. BUCK1 Ramp-Up/Down Slope Control 38 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X POR ON ALL REGISTERS IN MAX8982A/MAX8982P/ MAX8982X EN = LOW OR IN1_ INVALID EN = HIGH AND IN1_ VALID THE VALUES IN THE BUCK1DVS1 AND BUCK1DVS2 REGISTERS ARE RESET TO THEIR DEFAULTS WHEN PWR_REQ GOES LOW I2C ENABLED PWR _REQ = LOW Figure 9. POR State Diagram The ICs have three current regulators that can handle up to 24mA. The sink current for each current regulator is set from 3mA to 24mA in 3mA increments through I2C. The default set current is 24mA on each channel. Current Regulators (DR1, DR2, DR3) If a current other than the programmable options is required, a series resistor can be added to set a current from 0mA to 24mA (Figure 10). The resistor forces the current regulator to operate in dropout. Set the resistor value to (VIN1_ - VF)/ILED, where VF is the forward voltage of the LED at the desired current and ILED is the desired LED current. ILED must be less than the programmed current (24mA default). Each current regulator has an embedded flash timer. The flash time is programmable through the I2C interface. This feature allows the system designer to generate a desired pattern on LED. The flash generator is clocked by the internal 32kHz oscillator. It consists of a counter that wraps at a programmable value to provide a configurable sequence period (tP). Up to four on-pulses can be programmed in this sequence and the start time for each pulse is programmed individually (t1-t4). The programmable LED on-time (tON) for each pulse is the same for each pulse. The flash timing is shown in Figure 11. The dimming current can be changed at any time. The ICs use the IRQ to indicate to the baseband processor that their status has changed. The IRQ signal is asserted (pulls low) whenever an interrupt is triggered. The baseband controller shall read the interrupt register to find sources of interrupt. IRQ is cleared (high) as soon as the read sequence of the last IRQ register that contains an active interrupt starts. If an interrupt is captured during the read sequence, IRQ becomes active (low) after minimum 24 cycles of the I2C clock. An interrupt can be masked to prevent IRQ from being asserted for the masked event. A mask bit in the IRQM register implements masking. For UVLO interrupt bit, the bit status is only maintained as long as VBUS is higher than 2.0V in any conditions. IRQ Description Embedded Flash Timer VIN1_ DR 1 DR 2 DR 3 3-CHANNEL CURRENT REGULATOR (24mA, DEFAULT) tON t1 t2 t3 t4 tON tP tON tON Figure 10. Adding Series Resistors to Adjust LED Current Figure 11. Flash Timing Diagram 39 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X SDA SCL DATA LINE STABLE DATA VALID CHANGE OF DATA ALLOWED Figure 12. I2C Bit Transfer The ICs include one dedicated reset output called RESET. This is the reset signal for the core and RTB (real-time block) in baseband. RESET goes high after the ICs' power-up sequence is complete. RESET is pulled low when the ICs are shut down (due to input supply out of range or EN goes low). An I2C-compatible, 2-wire serial interface is used for regulator on/off control, setting output voltages, LED control, and other functions. See Table 5 for the complete register map. RESET SIGNAL to B/B Chipset SDA I2C Serial Interface SCL The I2C serial bus consists of a bidirectional serial-data line (SDA) and a serial-clock line (SCL). I2C is an opendrain bus. SDA and SCL require pullup resistors (500I or greater). Optional 24I resistors in series with SDA and SCL help to protect the device inputs from high-voltage spikes on the bus lines. Series resistors also minimize crosstalk and undershoot on bus lines. Bit Transfer One data bit is transferred for each SCL clock cycle. The data on SDA must remain stable during the high portion of the SCL clock pulse (Figure 12). Changes in SDA while SCL is high are control signals (START and STOP conditions). START and STOP Conditions Each transmit sequence is framed by a START (S) condition and a STOP (P) condition. Each packet is 9 bits long; 8 bits of data followed by the acknowledge bit. The ICs support data transfer rates with a SCL frequency up to 400kHz. START CONDITION STOP CONDITION Figure 13. START and STOP Conditions Both SDA and SCL remain high when the bus is not busy. The master device initiates communication by issuing a START condition. A START condition is a high-to-low transition of SDA, while SCL is high. A STOP condition is a low-to-high transition of the data line while SCL is high (Figure 13). A START condition from the master signals the beginning of a transmission to the ICs. The master terminates transmission by issuing a not acknowledge followed by a STOP condition. See the Acknowledge section for more information. The STOP condition frees the bus. To issue a series of commands to the slave, the master can issue 40 Power-Management ICs for ICERA E400 Platform REPEATED START (Sr) commands instead of a STOP command to maintain control of the bus. In general, a REPEATED START command is functionally equivalent to a regular START command. When a STOP condition or incorrect address is detected, the ICs internally disconnect SCL from the serial interface until the next START condition, minimizing digital noise and feedthrough. System Configuration A device on the I2C bus that generates a message is called a transmitter, and a device that receives the message is a receiver. The device that controls the message is the master, and the devices that are controlled by the master are called slaves (Figure 14). The ICs are slave transmitter/receiver devices, and the B/B chipset is a master transmitter/receiver. The master initiates data transfer on the bus and generates SCL to permit data transfer. Acknowledge The number of data bytes between the START and STOP conditions for the transmitter and receiver are unlimited. Each 8-bit byte is followed by an acknowledge bit. The acknowledge bit is a high-level signal put on SDA by the transmitter during which time the master generates an extra acknowledge-related clock pulse. A slave receiver that is addressed must generate an acknowledge after each byte it receives. Also, a master receiver must generate an acknowledge after each byte it receives that has been clocked out of the slave transmitter. See Figure 15. The device that acknowledges must pull down the DATA line during the acknowledge clock pulse, so that the DATA line is stable low during the high period of the acknowledge clock pulse (setup and hold times must also be met). A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this case, the transmitter must leave SDA high to enable the master to generate a STOP condition. MAX8982A/MAX8982P/MAX8982X SDA SCL MASTER TRANSMITTER/RECEIVER SLAVE RECEIVER SLAVE TRANSMITTER/RECEIVER Figure 14. Master/Slave Configuration SDA OUTPUT FROM TRANSMITTER D7 D6 D0 NOT ACKNOWLEDGE SDA OUTPUT FROM RECEIVER ACKNOWLEDGE 1 2 8 9 SCL FROM MASTER START CONDITION CLOCK PULSE FOR ACKNOWLEDGEMENT Figure 15. I2C Acknowledge 41 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X SDA tSU_DAT tHD_DAT tHIGH tSU_STA tBUF tHD_STA tSU_STO tLOW SCL tHD_STA tR tF REPEATED START CONDITION STOP CONDITION START CONDITION START CONDITION Figure 16. I2C Timing Diagram LEGEND MASTER TO SLAVE SLAVE TO MASTER a) WRITING TO A SINGLE REGISTER WITH THE WRITE BYTE PROTOCOL 1 S 7 SLAVE ADDRESS R/W b) WRITING TO MULTIPLE REGISTERS 1 S 7 SLAVE ADDRESS R/W ... 1 0 1 A 8 REGISTER POINTER X 8 DATA X+n-1 1 A 1 A 8 DATA X 8 DATA X+n 1 A 1 AP 8 DATA X+1 NUMBER OF BITS 1 A ... NUMBER OF BITS 1 0 1 A 8 REGISTER POINTER 1 A 8 DATA 1 A 1 P NUMBER OF BITS Figure 17. Writing to the ICs Slave Address The ICs act as a slave transmitter/receiver. The slave address of the ICs is: 10000010 (0x82) for write operations 10000011 (0x83) for read operations The least significant bit is the read/write indicator. 1 0 0 0 0 0 1 R/W Write Operations Use the following procedure to write to a sequential block of registers (Figure 17): 1) 2) 3) The master sends a start command. The master sends the 7-bit slave address followed by a write bit (0x82). The addressed slave asserts an acknowledge by pulling SDA low. 42 Power-Management ICs for ICERA E400 Platform 4) 5) 6) 7) 8) 9) The master sends the 8-bit register pointer of the first register to write. The slave acknowledges the register pointer. The master sends a data byte. The slave acknowledges the data byte. The slave updates with the new data. Steps 6 to 8 are repeated for as many registers in the block, with the register pointer automatically incremented each time. 8) 9) 4) 5) 6) 7) The master sends an 8-bit register pointer of the first register in the block. The slave acknowledges the register pointer. The master sends a repeated START condition. The master sends the 7-bit slave address followed by a read bit. The slave asserts an acknowledge by pulling SDA low. The slave sends the 8-bit data (contents of the register). MAX8982A/MAX8982P/MAX8982X 10) The master sends a STOP condition. Read Operations Use the following method to read a sequential block of registers (Figure 18): 1) 2) 3) The master sends a start command. The master sends the 7-bit slave address followed by a write bit (0x83). The addressed slave asserts an acknowledge by pulling SDA low. 10) The master asserts an acknowledge by pulling SDA low when there is more data to read, or a not acknowledge by keeping SDA high when all data has been read. 11) Steps 9 and 10 are repeated for as many registers in the block, with the register pointer automatically incremented each time. 12) The master sends a STOP condition. The register pointer can be omitted from the above procedure when starting from register 0x00. LEGEND MASTER TO SLAVE SLAVE TO MASTER a) READING A SINGLE REGISTER 1 S 7 SLAVE ADDRESS R/W b) READING MULTIPLE REGISTERS 1 S 7 SLAVE ADDRESS R/W 8 ... DATA X+1 1 A ... 8 DATA X+n-1 1 0 1 A 8 REGISTER POINTER X 1 A 1 Sr 7 SLAVE ADDRESS R/W 1 A 11 1 A 8 DATA X 1 A ... NUMBER OF BITS 1 0 1 A 8 REGISTER POINTER 1 1 7 SLAVE ADDRESS R/W 1 1 1 A 8 DATA 1 A 1 P NUMBER OF BITS A Sr 8 DATA X+n 1 1 NUMBER OF BITS AP Figure 18. Reading from the ICs 43 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X Table 5. Register Map ADDRESS POR R/W (HEX) (HEX) 02 03 13 14 18 19 1A 1B 1C 1D 20 21 22 23 24 25 28 29 2A 2B 2C 2D 3D 3F 40 45 4C 4D 4E 4F 50 51 52 53 54 55 56 57 58 59 -- 00 00 N/A 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 47 0C 0C 45 03 04 03 04 01 07 03 00 00 07 01 07 00 0B R R/W R/W R R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W NAME CHIPID IRQM IRQ STATUS LED1FT1 LED1FT2 LED1FT3 LED1FT4 LED1FT5 LED1FT6 LED2FT1 LED2FT2 LED2FT3 LED2FT4 LED2FT5 LED2FT6 LED3FT1 LED3FT2 LED3FT3 LED3FT4 LED3FT5 LED3FT6 BUCK1 BIT 7 (MSB) BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0 (LSB) Reserved Reserved PASS[1:0] Reserved Reserved Reserved VOPTION UVLOFM HIGHTMPM UVLOF UVLOF HIGHTMP HIGHTMP Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved FLASHEN Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved FLASHEN Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved FLASHEN Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved LD3T1[6:0] LD4T2[6:0] LD4T3[6:0] LD4T4[6:0] LD4TP[6:0] LD2T1[6:0] LD2T2[6:0] LD2T3[6:0] LD2T4[6:0] LD2TP[6:0] LD1T1[6:0] LD1T2[6:0] LD1T3[6:0] LD1T4[6:0] LD1TP[6:0] LD1TON[3:0] LD2TON[3:0] LD3TON[3:0] Reserved Reserved Reserved Reserved Reserved Reserved SD1[4:0] SD1[4:0] BUCK1[1:0] R/W BUCK1DVS1 R/W BUCK1DVS2 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W BUCK2 LDO1 LDO1V LDO2 LDO2V LDO3 LDO3V LDO4 LDO4V LDO5 LDO5V LDO6 LDO6V VSIM VSIMV Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved L1[4:0] Reserved Reserved Reserved Reserved Reserved Reserved L2[4:0] Reserved Reserved Reserved Reserved Reserved Reserved L3[4:0] Reserved Reserved Reserved Reserved Reserved Reserved L4[4:0] Reserved Reserved Reserved Reserved Reserved Reserved L5[4:0] Reserved Reserved Reserved Reserved Reserved Reserved L6[4:0] Reserved Reserved Reserved Reserved Reserved Reserved L7[4:0] BUCK2[1:0] LDO1[1:0] LDO2[1:0] LDO3[1:0] LDO4[1:0] LDO5[1:0] LDO6[1:0] LDO7[1:0] 44 Power-Management ICs for ICERA E400 Platform Table 5. Register Map (continued) ADDRESS POR R/W (HEX) (HEX) 5A 5B 5C 5D 6B 70 72 73 75 76 77 78 79 7A 01 06 01 00 00 03 06 08 3F 07 02 04 00 00 R/W R/W R/W R/W R/W R/W R/W R/W NAME LDO8 LDO8V LDO9 LDO9V LED_EN ON/OFF BUCK3 BUCK4 BIT 7 (MSB) BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0 (LSB) MAX8982A/MAX8982P/MAX8982X Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved BUCK4[1:0] Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved DR1[2:0] L8[4:0] Reserved Reserved Reserved Reserved Reserved Reserved L9[4:0] LED3EN LDO8[1:0] LDO9[1:0] LED2EN LED1EN 32KCLK BUCK3[1:0] SD3[3:0] SD4[3:0] DR2[2:0] DR3[2:0] R/W CURRENTREG1 Reserved Reserved R/W RAMP R/W CURRENTREG2 Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved SD2ADIS R/W BUCK1-4ADIS Reserved Reserved Reserved Reserved SD1ADIS R/W LDO1-8ADIS R/W LDO9ADIS RASD1[1:0] SD3ADIS SD4ADIS LDO1ADIS LDO2ADIS LDO3ADIS LDO4ADIS LDO5ADIS LDO6ADIS LDO7ADIS LDO8ADIS Reserved Reserved Reserved Reserved Reserved Reserved Reserved LDO9ADIS Table 6. CHIPID Register ADDRESS (HEX) 02 NAME VOPTION PASS[1:0] POR (HEX) -- POR -- -- R/W R BIT 7 Reserved BIT 6 Reserved BIT 5 BIT 4 BIT 3 Reserved BIT 2 Reserved BIT 1 Reserved BIT 0 VOPTION PASS[1:0] DESCRIPTION 0: 5V input option (MAX8982A) 1: 3.3V input option (MAX8982X/MAX8982P) Chip revision version Table 7. IRQM Register (Interrupt Mask) ADDRESS (HEX) 03 NAME HIGH TMPM UVLOFM POR (HEX) 00 POR 0 0 0: Interrupt enabled. 1: Mask HIGHTMP interrupt. 0: Interrupt enabled. 1: Mask UVLOF interrupt. R/W R/W BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved BIT 4 Reserved BIT 3 Reserved BIT 2 Reserved BIT 1 UVLOFM BIT 0 HIGH TMPM DESCRIPTION Note: The IRQM register is effective only as long as IN1A and IN1B are higher than the falling UVLO threshold. If the IN1A and IN1B are below the falling UVLO threshold, this IRQM register resets to the POR value. 45 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X Table 8. IRQ Register ADDRESS (HEX) 13 NAME HIGH TMP UVLOF POR (HEX) 00 POR 0 0 R/W R/W BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved BIT 4 Reserved BIT 3 Reserved BIT 2 Reserved BIT 1 UVLOF BIT 0 HIGH TMP DESCRIPTION 0: No high temperature event detected. 1: Temperature sensor detects +125NC. 0: No UVLO event detected. 1: UVLO falling is detected. Note: The IRQ register is effective only as long as IN1A and IN1B are higher than 2.0V. If the IN1A and IN1B are below 2.0V, these registers reset to the POR value. Table 9. STATUS Register ADDRESS (HEX) 14 NAME HIGHTMP UVLOF POR (HEX) N/A POR -- -- 0: TJ < +125NC 1: TJ > +125NC 0: Falling UVLO threshold is not detected. 1: Falling UVLO threshold is detected. R/W R BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved BIT 4 Reserved BIT 3 Reserved BIT 2 Reserved BIT 1 UVLOF BIT 0 HIGH TMP DESCRIPTION Table 10. LED1FT1 Register (LED1 (DR1) Flash Timer On/Off and TON Adjust) ADDRESS (HEX) 18 NAME FLASHEN POR (HEX) 00 R/W R/W POR 0 1: Flasher is enabled. 0: Flasher is disabled. BIT 3 0 LD1TON[3:0] 0000 0 . . 1 2 0 0 . . 1 1 0 0 . . 1 0 0 1 . . 1 tON (ms) 25 50 . . 400 BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved BIT 4 FLASHEN DESCRIPTION BIT 3 BIT 2 BIT 1 BIT 0 LD1TON[3:0] From 25ms to 400ms in 25ms increments. 46 Power-Management ICs for ICERA E400 Platform Table 11. LED1FT2 Register (LED1 (DR1) Flash Timer t1 Setting) ADDRESS (HEX) 19 NAME POR (HEX) 00 R/W R/W POR 6 0 LD1T1[0:6] 0000000 0 . . 1 5 0 0 . . 1 4 0 0 . . 1 BIT 7 Reserved BIT 6 BIT 5 BIT 4 BIT 3 LD1T1[6:0] DESCRIPTION BIT 3 0 0 . . 1 2 0 0 . . 1 1 0 0 . . 1 0 0 1 . . 1 t1 TIME (ms) 0 25 . . 3175 BIT 2 BIT 1 BIT 0 MAX8982A/MAX8982P/MAX8982X From 0ms to 3175ms in 25ms increments. Table 12. LED1FT3 Register (LED1 (DR1) Flash Timer t2 Setting) ADDRESS (HEX) 1A NAME POR (HEX) 00 R/W R/W POR 6 0 0 LD1T2[0:6] 0000000 0 . . 1 5 0 0 0 . . 1 4 0 0 0 . . 1 BIT 7 Reserved BIT 3 0 0 0 . . 1 2 0 0 0 . . 1 1 0 0 1 . . 1 0 0 0 0 . . 1 BIT 6 BIT 5 BIT 4 BIT 3 LD1T2[6:0] DESCRIPTION t2 TIME (ms) 0 25 50 . . 3175 BIT 2 BIT 1 BIT 0 From 0ms to 3175ms in 25ms increments. Table 13. LED1FT4 Register (LED1 (DR1) Flash Timer t3 Setting) ADDRESS (HEX) 1B NAME POR (HEX) 00 R/W R/W POR 6 0 0 LD1T3[6:0] 0000000 0 . . 1 5 0 0 0 . . 1 4 0 0 0 . . 1 BIT 7 Reserved BIT 3 0 0 0 . . 1 2 0 0 0 . . 1 1 0 0 1 . . 1 0 0 1 0 . . 1 BIT 6 BIT 5 BIT 4 BIT 3 LD1T3[6:0] DESCRIPTION t3 TIME (ms) 0 25 50 . . 3175 BIT 2 BIT 1 BIT 0 From 0ms to 3175ms in 25ms increments. 47 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X Table 14. LED1FT5 Register (LED1 (DR1) Flash Timer t4 Setting) ADDRESS (HEX) 1C NAME POR (HEX) 00 R/W R/W POR 6 0 0 LD1T4[6:0] 0000000 0 . . 1 5 0 0 0 . . 1 4 0 0 0 . . 1 BIT 7 Reserved BIT 3 0 0 0 . . 1 2 0 0 0 . . 1 1 0 0 1 . . 1 0 0 1 0 . . 1 BIT 6 BIT 5 BIT 4 BIT 3 LD1T4[6:0] DESCRIPTION t4 TIME (ms) 0 25 50 . . 3175 BIT 2 BIT 1 BIT 0 From 0ms to 3175ms in 25ms increments. Table 15. LED1FT6 Register (LED1 (DR1) Flash Timer tP Setting) ADDRESS (HEX) 1D NAME POR (HEX) 00 R/W R/W POR 6 0 0 LD1TP[6:0] 0000000 0 0 . . 1 5 0 0 0 0 . . 1 4 0 0 0 0 . . 1 BIT 7 Reserved BIT 3 0 0 0 0 . . 1 2 0 0 0 0 . . 1 1 0 0 1 1 . . 1 0 0 1 0 1 . . 1 BIT 6 BIT 5 BIT 4 BIT 3 LD1TP[6:0] DESCRIPTION tP TIME (ms) 0 25 50 75 . . 3175 BIT 2 BIT 1 BIT 0 From 0ms to 3175ms in 25ms increments. Table 16. LED2FT1 Register (LED2 (DR2) Flash Timer On/Off and tON Adjust) ADDRESS (HEX) 20 NAME POR (HEX) 00 R/W R/W POR 1: Flasher is enabled. 0: Flasher is disabled. BIT 3 LD2TON[3:0] 0000 0 0 . . 1 2 0 0 . . 1 1 0 0 . . 1 0 0 1 . . 1 tON TIME (ms) 25 50 . . 400 BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved BIT 4 Flash EN DESCRIPTION BIT 3 BIT 2 BIT 1 BIT 0 LD2TON[3:0] From 25ms to 400ms in 25ms increments. 48 Power-Management ICs for ICERA E400 Platform Table 17. LED2FT2 Register (LED2 (DR2) Flash Timer t1 Setting) ADDRESS (HEX) 21 NAME POR (HEX) 00 R/W R/W BIT 7 Reserved BIT 6 0 LD2T1[6:0] 0000000 0 . . 1 5 0 0 . . 1 4 0 0 . . 1 3 0 0 . . 1 2 0 0 . . 1 1 0 0 . . 1 0 0 1 . . 1 BIT 6 BIT 5 BIT 4 BIT 3 LD2T1[6:0] DESCRIPTION t1 TIME (ms) 0 25 . . 3175 BIT 2 BIT 1 BIT 0 MAX8982A/MAX8982P/MAX8982X POR From 0ms to 3175ms in 25ms increments. Table 18. LED2FT3 Register (LED2 (DR2) Flash Timer t2 Setting) ADDRESS (HEX) 22 NAME POR (HEX) 00 R/W R/W POR 6 0 LD2T2[6:0] 0000000 0 . . 1 5 0 0 . . 1 4 0 0 . . 1 BIT 7 Reserved BIT 3 0 0 . . 1 2 0 0 . . 1 1 0 0 . . 1 0 0 1 . . 1 BIT 6 BIT 5 BIT 4 BIT 3 LD2T2[6:0] DESCRIPTION t2 TIME (ms) 0 25 . . 3175 BIT 2 BIT 1 BIT 0 From 0ms to 3175ms in 25ms increments. Table 19. LED2FT4 Register (LED2 (DR2) Flash Timer t3 Setting) ADDRESS (HEX) 23 NAME POR (HEX) 00 R/W R/W POR 6 0 0 LD2T3[6:0] 0000000 0 . . 1 5 0 0 0 . . 1 4 0 0 0 . . 1 BIT 7 Reserved BIT 3 0 0 0 . . 1 2 0 0 0 . . 1 1 0 0 1 . . 1 0 0 1 0 . . 1 BIT 6 BIT 5 BIT 4 BIT 3 LD2T3[6:0] DESCRIPTION t3 TIME (ms) 0 25 50 . . 3175 BIT 2 BIT 1 BIT 0 From 0ms to 3175ms in 25ms increments. 49 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X Table 20. LED2FT5 Register (LED2 (DR2) Flash Timer t4 Setting) ADDRESS (HEX) 24 NAME POR (HEX) 00 R/W R/W POR 6 0 0 LD2T4[6:0] 0000000 0 . . 1 5 0 0 0 . . 1 4 0 0 0 . . 1 BIT 7 Reserved BIT 3 0 0 0 . . 1 BIT 6 BIT 5 BIT 4 BIT 3 LD2T4[6:0] BIT 2 BIT 1 BIT 0 DESCRIPTION 2 0 0 0 . . 1 1 0 0 1 . . 1 0 0 1 0 . . 1 t4 TIME (ms) 0 25 50 . . 3175 From 0ms to 3175ms in 25ms increments. Table 21. LED2FT6 Register (LED2 (DR2) Flash Timer tP Setting) ADDRESS (HEX) 25 NAME POR (HEX) 00 R/W R/W POR 6 0 0 LD2TP[6:0] 0000000 0 . . 1 5 0 0 0 . . 1 4 0 0 0 . . 1 BIT 7 Reserved BIT 3 0 0 0 . . 1 2 0 0 0 . . 1 1 0 0 1 . . 1 0 0 1 0 . . 1 BIT 6 BIT 5 BIT 4 BIT 3 LD2TP[6:0] DESCRIPTION tP TIME (ms) 0 25 50 . . 3175 BIT 2 BIT 1 BIT 0 From 0ms to 3175ms in 25ms increments. Table 22. LED3FT1 Register (LED3 (DR3) Flash Timer On/Off and tON Adjust) ADDRESS (HEX) 28 NAME FLASHEN POR (HEX) 00 R/W R/W POR 0 1: Flasher is enabled. 0: Flasher is disabled. BIT 3 0 LD3TON[3:0] 0000 0 . . 1 2 0 0 . . 1 1 0 0 . . 1 0 0 1 . . 1 tON TIME (ms) 25 50 . . 400 BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved BIT 4 FLASHEN DESCRIPTION BIT 3 BIT 2 BIT 1 BIT 0 LD3TON[3:0] From 25ms to 400ms in 25ms increments. 50 Power-Management ICs for ICERA E400 Platform Table 23. LED3FT2 Register (LED3 (DR3) Flash Timer t1 Setting ADDRESS (HEX) 29 NAME POR (HEX) 00 R/W R/W POR 6 0 0 LD3T1[6:0] 0000000 0 . . 1 5 0 0 0 . . 1 4 0 0 0 . . 1 BIT 7 Reserved BIT 3 0 0 0 . . 1 2 0 0 0 . . 1 1 0 0 1 . . 1 0 0 1 0 . . 1 BIT 6 BIT 5 BIT 4 BIT 3 LD3T1[6:0] DESCRIPTION t1 TIME (ms) 0 25 50 . . 3175 BIT 2 BIT 1 BIT 0 MAX8982A/MAX8982P/MAX8982X From 0ms to 3175ms in 25ms increments. Table 24. LED3FT3 Register (LED3 (DR3) Flash Timer t2 Setting) ADRESS (HEX) 2A NAME POR (HEX) 00 R/W R/W POR 6 0 LD3T2[6:0] 0000000 0 . . 1 5 0 0 . . 1 4 0 0 . . 1 BIT 7 Reserved BIT 3 0 0 . . 1 2 0 0 . . 1 1 0 0 . . 1 0 0 1 . . 1 BIT 6 BIT 5 BIT 4 BIT 3 LD3T2[6:0] DESCRIPTION t2 TIME (ms) 0 25 . . 3175 BIT 2 BIT 1 BIT 0 From 0ms to 3175ms in 25ms increments. Table 25. LED3FT4 Register (LED3 (DR3) Flash Timer t3 Setting) ADDRESS (HEX) 2B NAME POR (HEX) 00 R/W R/W POR 6 0 0 LD3T3[6:0] 0000000 0 . . 1 5 0 0 0 . . 1 4 0 0 0 . . 1 BIT 7 Reserved BIT 3 0 0 0 . . 1 2 0 0 0 . . 1 1 0 0 1 . . 1 0 0 1 0 . . 1 BIT 6 BIT 5 BIT 4 BIT 3 LD3T3[6:0] DESCRIPTION t3 TIME (ms) 0 25 50 . . 3175 BIT 2 BIT 1 BIT 0 From 0ms to 3175ms in 25ms increments. 51 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X Table 26. LED3FT5 Register (LED3 (DR3) Flash Timer t4 Setting) ADDRESS (HEX) 2C NAME POR (HEX) 00 R/W R/W POR 6 0 0 LD3T4[6:0] 0000000 0 . . 1 5 0 0 0 . . 1 4 0 0 0 . . 1 BIT 7 Reserved BIT 3 0 0 0 . . 1 2 0 0 0 . . 1 1 0 0 1 . . 1 0 0 1 0 . . 1 BIT 6 BIT 5 BIT 4 BIT 3 LD3T4[6:0] DESCRIPTION t4 TIME (ms) 0 25 50 . . 3175 BIT 2 BIT 1 BIT 0 From 0ms to 3175ms in 25ms increments. Table 27. LED3FT6 Register (LED3 (DR3) Flash Timer tP Setting) ADDRESS (HEX) 2D NAME POR (HEX) 00 R/W R/W POR 6 0 0 LD3TP[6:0] 0000000 0 0 . . 1 5 0 0 0 0 . . 1 4 0 0 0 0 . . 1 BIT 7 Reserved BIT 3 0 0 0 0 . . 1 2 0 0 0 0 . . 1 1 0 0 1 1 . . 1 0 0 1 0 1 . . 1 BIT 6 BIT 5 BIT 4 BIT 3 LD3TP[6:0] DESCRIPTION tP TIME (ms) 0 25 50 75 . . 3175 BIT 2 BIT 1 BIT 0 From 0ms to 3175ms in 25ms increments. Table 28. BUCK1 Register (On/Off Control for BUCK1) ADDRESS (HEX) 3D BIT 1 0 0 1 1 POR (HEX) 47 BITS 7:2 BIT 0 0 1 0 1 BUCK1 off (in I2C on mode). BUCK1 on (in I2C on mode). BUCK1 on (in PWR_REQ on mode) (Group D). BUCK1 on (in PWR_REQ on mode) (Group D). R/W R/W BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved BIT 4 Reserved BIT 3 Reserved BIT 2 Reserved BIT 1 BIT 0 BUCK1[1:0] Reserved, write 010001 to these bits. DESCRIPTION 52 Power-Management ICs for ICERA E400 Platform Table 29. BUCK1DVS1 Register (Output Voltage Setting for BUCK1 (DVS1 = Low)) ADDRESS (HEX) 3F POR (HEX) 0C BITS 7:5 BIT 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 X = Don't care. BIT 3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 R/W R/W BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved DESCRIPTION BIT 2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 X BIT 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 X BIT 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 X VPROG (V) 0.600 0.625 0.650 0.675 0.700 0.725 0.750 0.775 0.800 0.825 0.850 0.875 0.900 0.925 0.950 0.975 1.000 1.025 1.050 1.075 1.100 1.125 1.150 1.175 1.200 BIT 4 BIT 3 BIT 2 SD1[4:0] BIT 1 BIT 0 MAX8982A/MAX8982P/MAX8982X Reserved, write 000 to these bits. 53 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X Table 30. BUCK1DVS2 Register (Output Voltage Setting for BUCK1 (DVS1 = High)) ADDRESS (HEX) 40 BITS 7:5 BIT 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 X = Don't care. POR (HEX) 0C R/W R/W BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved DESCRIPTION BIT 3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 BIT 2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 X BIT 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 X BIT 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 X VPROG (V) 0.600 0.625 0.650 0.675 0.700 0.725 0.750 0.775 0.800 0.825 0.850 0.875 0.900 0.925 0.950 0.975 1.000 1.025 1.050 1.075 1.100 1.125 1.150 1.175 1.200 BIT 4 BIT 3 BIT 2 SD1[4:0] BIT 1 BIT 0 Reserved, write 000 to these bits. 54 Power-Management ICs for ICERA E400 Platform Table 31. BUCK2 Register (On/Off Control for BUCK2) ADDRESS (HEX) 45 BIT 1 0 0 1 1 POR (HEX) 45 BITS 7:2 BIT 0 0 1 0 1 BUCK2 off (in I2C on mode). BUCK2 on (in I2C on mode). BUCK2 on (in PWR_REQ on mode) (Group A). BUCK2 on (in PWR_REQ on mode) (Group A). R/W R/W BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved BIT 4 Reserved BIT 3 Reserved BIT 2 Reserved BIT 1 BIT 0 MAX8982A/MAX8982P/MAX8982X BUCK2[1:0] Reserved, write 010001 to these bits. DESCRIPTION Table 32. LDO1 Register (On/Off Control for LDO1) ADDRESS (HEX) 4C BIT 1 0 0 1 1 POR R/W (HEX) 03 BITS 7:2 BIT 0 0 1 0 1 LDO1 off (in I2C on mode). LDO1 on (in I2C on mode). LDO1 on (in PWR_REQ on mode) (Group B). LDO1 on (in PWR_REQ on mode) (Group B). R/W BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved BIT 4 Reserved BIT 3 Reserved BIT 2 Reserved BIT 1 BIT 0 LDO1[1:0] Reserved, write 000000 to these bits. DESCRIPTION Table 33. LDO1V Register (Output Voltage Setting for OUT1) ADDRESS (HEX) 4D POR (HEX) 04 BITS 7:5 BIT 4 0 0 0 0 0 0 0 0 0 0 0 0 0 1 X = Don't care. 55 BIT 3 0 0 0 0 0 0 0 0 1 1 1 1 1 X R/W R/W BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved DESCRIPTION BIT 2 0 0 0 0 1 1 1 1 0 0 0 0 1 X BIT 1 0 0 1 1 0 0 1 1 0 0 1 1 X X BIT 0 0 1 0 1 0 1 0 1 0 1 0 1 X X VPROG (V) 2.65 2.65 2.65 2.65 2.70 2.70 2.75 2.80 2.85 2.90 2.95 3.00 3.00 3.00 BIT 4 BIT 3 BIT 2 L1[4:0] BIT 1 BIT 0 Reserved, write 000 to these bits. Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X Table 34. LDO2 Register (ON/OFF Control for LDO2) ADDRESS (HEX) 4E BIT 1 0 0 1 1 POR (HEX) 03 BITS 7:2 BIT 0 0 1 0 1 LDO2 off (in I2C on mode). LDO2 on (in I2C on mode). LDO2 on (in PWR_REQ on mode) (Group A). LDO2 on (in PWR_REQ on mode) (Group A). R/W R/W BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved BIT 4 Reserved BIT 3 Reserved BIT 2 Reserved BIT 1 BIT 0 LDO2[1:0] Reserved, write 000000 to these bits. DESCRIPTION Table 35. LDO2V Register (Output Voltage Setting for OUT2) ADDRESS (HEX) 4F POR (HEX) 04 BITS 7:5 BIT 4 0 0 0 0 0 0 0 0 0 0 0 0 0 1 X = Don't care. BIT 3 0 0 0 0 0 0 0 0 1 1 1 1 1 X R/W R/W BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved DESCRIPTION BIT 2 0 0 0 0 1 1 1 1 0 0 0 0 1 X BIT 1 0 0 1 1 0 0 1 1 0 0 1 1 X X BIT 0 0 1 0 1 0 1 0 1 0 1 0 1 X X VPROG (V) 1.50 1.50 1.50 1.50 1.80 2.70 2.70 2.70 2.70 2.70 2.70 1.70 1.70 1.70 BIT 4 BIT 3 BIT 2 L2[4:0] BIT 1 BIT 0 Reserved, write 000 to these bits. Table 36. LDO3 Register (On/Off Control for LDO3) ADDRESS (HEX) 50 BIT 1 0 0 1 1 56 POR (HEX) 01 BITS 7:2 BIT 0 0 1 0 1 LDO3 off (in I2C on mode). LDO3 on (in I2C on mode). LDO3 on (in PWR_REQ on mode) (Group B). LDO3 on (in PWR_REQ on mode) (Group B). R/W R/W BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved BIT 4 Reserved BIT 3 Reserved BIT 2 Reserved BIT 1 BIT 0 LDO3[1:0] Reserved, write 000000 to these bits. DESCRIPTION Power-Management ICs for ICERA E400 Platform Table 37. LDO3V Register (Output Voltage Setting for OUT3) ADDRESS (HEX) 51 POR (HEX) 07 BITS 7:5 BIT 4 0 0 0 0 0 0 0 0 0 0 0 0 0 1 X = Don't care. BIT 3 0 0 0 0 0 0 0 0 1 1 1 1 1 X R/W R/W BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved DESCRIPTION BIT 2 0 0 0 0 1 1 1 1 0 0 0 0 1 X BIT 1 0 0 1 1 0 0 1 1 0 0 1 1 X X BIT 0 0 1 0 1 0 1 0 1 0 1 0 1 X X VPROG (V) 2.65 2.65 2.65 2.65 2.70 2.70 2.75 2.80 2.85 2.90 2.95 3.00 3.00 3.00 BIT 4 BIT 3 BIT 2 L3[4:0] BIT 1 BIT 0 MAX8982A/MAX8982P/MAX8982X Reserved, write 000 to these bits. Table 38. LDO4 Register (On/Off Control for LDO4) ADDRESS (HEX) 52 BIT 1 0 0 1 1 POR (HEX) 03 BITS 7:2 BIT 0 0 1 0 1 LDO4 off (in I2C on mode). LDO4 on (in I2C on mode). LDO4 on (in PWR_REQ on mode) (Group D). LDO4 on (in PWR_REQ on mode) (Group D). R/W R/W BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved BIT 4 Reserved BIT 3 Reserved BIT 2 Reserved BIT 1 BIT 0 LDO4[1:0] Reserved, write 000000 to these bits. DESCRIPTION 57 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X Table 39. LDO4V Register (Output Voltage Setting for OUT4) ADDRESS (HEX) 53 POR (HEX) 00 BITS 7:5 BIT 4 0 0 0 0 X X 1 X = Don't care. BIT 3 0 0 0 0 X 1 X R/W R/W BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved DESCRIPTION BIT 2 0 0 0 0 1 X X BIT 1 0 0 1 1 X X X BIT 0 0 1 0 1 X X X VPROG (V) 0.90 1.00 1.20 1.10 0.80 0.80 0.80 BIT 4 BIT 3 BIT 2 L4[4:0] BIT 1 BIT 0 Reserved, write 000 to these bits. Table 40. LDO5 Register (On/Off Control for LDO5) ADDRESS (HEX) 54 BIT 1 0 0 1 1 POR (HEX) 00 BITS 7:2 BIT 0 0 1 0 1 LDO5 off (in I2C on mode). LDO5 on (in I2C on mode). LDO5 on (in PWR_REQ on mode) (Group C). LDO5 on (in PWR_REQ on mode) (Group C). R/W R/W BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved BIT 4 Reserved BIT 3 Reserved BIT 2 Reserved BIT 1 BIT 0 LDO5[1:0] Reserved, write 000000 to these bits. DESCRIPTION 58 Power-Management ICs for ICERA E400 Platform Table 41. LDO5V Register (Output Voltage Setting for OUT5) ADDRESS (HEX) 55 POR (HEX) 07 BITS 7:5 BIT 4 0 0 0 0 0 0 0 0 0 0 0 0 0 1 X = Don't care. BIT 3 0 0 0 0 0 0 0 0 1 1 1 1 1 X R/W R/W BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved DESCRIPTION BIT 2 0 0 0 0 1 1 1 1 0 0 0 0 1 X BIT 1 0 0 1 1 0 0 1 1 0 0 1 1 X X BIT 0 0 1 0 1 0 1 0 1 0 1 0 1 X X VPROG (V) 3.20 3.20 3.20 3.20 3.20 2.80 2.80 3.00 3.00 2.90 2.90 3.00 3.00 3.00 BIT 4 BIT 3 BIT 2 L5[4:0] BIT 1 BIT 0 MAX8982A/MAX8982P/MAX8982X Reserved, write 000 to these bits. Table 42. LDO6 Register (On/Off Control for LDO6) ADDRESS (HEX) 56 BIT 1 0 0 1 1 POR (HEX) 01 BITS 7:2 BIT 0 0 1 0 1 R/W R/W BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved BIT 4 Reserved BIT 3 Reserved BIT 2 Reserved BIT 1 BIT 0 LDO6[1:0] Reserved, write 000000 to these bits. DESCRIPTION LDO6 on (in PWR_REQ on mode) (Group C). LDO6 on (in PWR_REQ on mode) (Group C). LDO6 off (in I2C off mode). LDO6 on (in I2C on mode). Note: The enable mapping for LDO6 is different from all other LDOs. 59 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X Table 43. LDO6V Register (Output Voltage Setting for OUT6) ADDRESS (HEX) 57 POR (HEX) 07 BITS 7:5 BIT 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 X = Don't care. BIT 3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 X R/W R/W BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved DESCRIPTION BIT 2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 X BIT 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 X BIT 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 X X VPROG (V) 2.65 2.65 2.65 2.65 2.65 2.70 2.70 2.70 2.75 2.80 2.85 2.90 2.95 3.00 3.00 3.00 BIT 4 BIT 3 BIT 2 L6[4:0] BIT 1 BIT 0 Reserved, write 000 to these bits. Table 44. VSIM Register (On/Off Control for VSIM (LDO7)) ADDRESS (HEX) 58 BIT 1 0 0 1 1 POR (HEX) 00 BITS 7:2 BIT 0 0 1 0 1 LDO7 off (in I2C off mode). LDO7 on (in I2C on mode). LDO7 on (in PWR_REQ on mode) (Group C). LDO7 on (in PWR_REQ on mode) (Group C). R/W R/W BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved BIT 4 Reserved BIT 3 Reserved BIT 2 Reserved BIT 1 BIT 0 LDO7[1:0] Reserved, write 000000 to these bits. DESCRIPTION 60 Power-Management ICs for ICERA E400 Platform Table 45. VSIMV Register (Output Voltage Setting for VSIM) ADDRESS (HEX) 59 POR (HEX) 0B BITS 7:5 BIT 4 0 0 0 0 0 0 0 0 0 0 0 0 0 1 X = Don't care. BIT 3 0 0 0 0 0 0 0 0 1 1 1 1 1 X R/W R/W BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved DESCRIPTION BIT 2 0 0 0 0 1 1 1 1 0 0 0 0 1 X BIT 1 0 0 1 1 0 0 1 1 0 0 1 1 X X BIT 0 0 1 0 1 0 1 0 1 0 1 0 1 X X VPROG (V) 1.80 1.80 1.80 1.80 1.80 1.80 1.80 1.80 1.80 1.80 1.80 3.00 3.00 3.00 BIT 4 BIT 3 BIT 2 L7[4:0] BIT 1 BIT 0 MAX8982A/MAX8982P/MAX8982X Reserved, write 000 to these bits. Table 46. LDO8 Register (On/Off Control for LDO8) ADDRESS (HEX) 5A BIT 1 0 0 1 1 POR (HEX) 01 BITS 7:2 BIT 0 0 1 0 1 LDO8 off (in I2C off mode). LDO8 on (in I2C on mode). LDO8 on (in PWR_REQ on mode) (Group C). LDO8 on (in PWR_REQ on mode) (Group C). R/W R/W BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved BIT 4 Reserved BIT 3 Reserved BIT 2 Reserved BIT 1 BIT 0 LDO8[1:0] Reserved, write 000000 to these bits. DESCRIPTION Note: This register is not used by the MAX8982X. 61 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X Table 47. LDO8V Register (Output Voltage Setting for OUT8) ADDRESS (HEX) 5B POR (HEX) 06 BITS 7:5 BIT 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 BIT 3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 1 R/W R/W BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved DESCRIPTION BIT 2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 1 X BIT 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 X X BIT 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 X X X VPROG (V) 3.00 3.00 3.00 3.00 3.00 3.00 3.00 3.10 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.20 3.30 3.30 3.30 BIT 4 BIT 3 BIT 2 L8[4:0] BIT 1 BIT 0 Reserved, write 000 to these bits. Note: This register is not used by the MAX8982X. X = Don't care. Table 48. LDO9 Register (On/Off Control for LDO9) ADDRESS (HEX) 5C BIT 1 0 0 1 1 POR (HEX) 01 BITS 7:2 BIT 0 0 1 0 1 LDO9 off (in I2C off mode). LDO9 on (in I2C on mode). LDO9 on (in PWR_REQ on mode) (Group D). LDO9 on (in PWR_REQ on mode) (Group D). R/W R/W BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved BIT 4 Reserved BIT 3 Reserved BIT 2 Reserved BIT 1 BIT 0 LDO9[1:0] Reserved, write 000000 to these bits. DESCRIPTION 62 Power-Management ICs for ICERA E400 Platform Table 49. LDO9V Register (Output Voltage Setting for OUT9) ADDRESS (HEX) 5D POR (HEX) 00 BITS 7:5 BIT 4 0 0 0 0 X X 1 X = Don't care. BIT 3 0 0 0 0 X 1 X R/W R/W BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved DESCRIPTION BIT 2 0 0 0 0 1 X X BIT 1 0 0 1 1 X X X BIT 0 0 1 0 1 X X X VPROG (V) 0.90 1.00 1.20 1.10 0.80 0.80 0.80 BIT 4 BIT 3 BIT 2 L9[4:0] BIT 1 BIT 0 MAX8982A/MAX8982P/MAX8982X Reserved, write 000 to these bits. Table 50. LED_EN Register (On/Off Control for 3 Current Regulators) ADDRESS (HEX) 6B NAME LED3EN LED2EN LED1EN POR (HEX) 00 R/W R/W POR 0 0 0 1: Turn on LED3. 0: Turn off LED3. 1: Turn on LED2. 0: Turn off LED2. 1: Turn on LED1. 0: Turn off LED1. BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved BIT 4 Reserved BIT 3 Reserved BIT 2 LED3 EN BIT 1 LED2 EN BIT 0 LED1 EN DESCRIPTION 63 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X Table 51. On/Off Register (On/Off Control for BUCK3, BUCK4, and the Internal 32kHz Clock) ADDRESS (HEX) 70 NAME BUCK4[1] 0 0 1 1 BUCK3[1] 0 0 1 1 NAME 32KCLK BUCK4[0] 0 1 0 1 BUCK3[0] 0 1 0 1 POR 1 1: Turn on 32kHz. 0: Turn off 32kHz. BUCK3 OFF (in I2C on mode). BUCK3 ON (in I2C on mode). BUCK3 ON (in PWR_REQ on mode). BUCK3 ON (in PWR_REQ on mode). DESCRIPTION BUCK4 off (in I2C on mode). BUCK4 on (in I2C on mode). BUCK4 on (in PWR_REQ on mode) (Group B). BUCK4 on (in PWR_REQ on mode) (Group B). DESCRIPTION POR (HEX) 03 BITS 7:5 R/W R/W BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved BIT 4 BIT 3 BIT 2 BIT 1 BIT 0 32KCLK BUCK4[1:0] BUCK3[1:0] Reserved, write 000 to these bits. DESCRIPTION Note: The BUCK3 and BUCK4 bits are not used by the MAX8982X. Table 52. BUCK3 Register (Output Voltage Setting for BUCK3) ADDRESS (HEX) 72 POR (HEX) 06 BITS 7:4 BIT 3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 R/W R/W BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved BIT 4 Reserved BIT 3 BIT 2 BIT 1 BIT 0 SD3[3:0] Reserved, write 0000 to these bits. DESCRIPTION BIT 2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 BIT 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 BIT 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 VPROG (V) 2.90 2.95 3.00 3.05 3.10 3.15 3.20 3.25 3.30 3.35 3.40 3.45 3.50 3.55 3.60 3.65 Note: This register is not used by the MAX8982X. 64 Power-Management ICs for ICERA E400 Platform Table 53. BUCK4 Register (Output Voltage Setting for BUCK4) ADDRESS (HEX) 73 POR (HEX) 08 BITS 7:4 BIT 3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 R/W R/W BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved BIT 4 Reserved BIT 3 BIT 2 BIT 1 BIT 0 MAX8982A/MAX8982P/MAX8982X SD4[3:0] Reserved, write 0000 to these bits. DESCRIPTION BIT 2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 BIT 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 BIT 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 VPROG (V) 3.00 3.05 3.10 3.15 3.20 3.25 3.30 3.35 3.40 3.45 3.50 3.55 3.60 3.65 3.70 3.75 Note: This register is not used by the MAX8982X. 65 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X Table 54. CURRENTREG1 Register (Current Setting for Current Regulators DR1 and DR2) ADDRESS (HEX) 75 POR (HEX) 3F BITS 7:6 DR1[2] 0 0 0 0 1 1 1 1 DR2[2] 0 0 0 0 1 1 1 1 R/W R/W BIT 7 Reserved BIT 6 Reserved BIT 5 BIT 4 DR1[2:0] DESCRIPTION DR1[1] 0 0 1 1 0 0 1 1 DR2[1] 0 0 1 1 0 0 1 1 DR1[0] 0 1 0 1 0 1 0 1 DR2[0] 0 1 0 1 0 1 0 1 IDR1 PROG (mA) 3 6 9 12 15 18 21 24 IDR2 PROG (mA) 3 6 9 12 15 18 21 24 BIT 3 BIT 2 BIT 1 DR2[2:0] BIT 0 Reserved, write 00 to these bits. Table 55. CURRENTREG2 Register (Current Setting for Current Regulator DR3) ADDRESS (HEX) 76 POR (HEX) 07 BITS 7:3 DR3[2] 0 0 0 0 1 1 1 1 R/W R/W BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved BIT 4 Reserved BIT 3 Reserved BIT 2 BIT 1 DR3[2:0] BIT 0 Reserved, write 00000 to these bits. DESCRIPTION DR3[1] 0 0 1 1 0 0 1 1 DR3[0] 0 1 0 1 0 1 0 1 IDR3 PROG (mA) 3 6 9 12 15 18 21 24 66 Power-Management ICs for ICERA E400 Platform Table 56. RAMP Register (Slope Setting for BUCK1) ADDRESS (HEX) 77 POR (HEX) 02 BITS 7:2 BIT 1 0 0 1 1 R/W R/W BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved BIT 4 Reserved BIT 3 Reserved BIT 2 Reserved BIT 1 BIT 0 MAX8982A/MAX8982P/MAX8982X RASD1[1:0] Reserved, write 000000 to these bits. DESCRIPTION BIT 0 0 1 0 1 SLEW RATE (mV/s) 5 10 12.5 25 Table 57. BUCK1-4ADIS Register (Active Discharge Settings for BUCK1-BUCK4) ADDRESS (HEX) 78 POR (HEX) 04 BITS 7:4 R/W R/W BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved BIT 4 Reserved BIT 3 SD1 ADIS BIT 2 SD2 ADIS BIT 1 SD3 ADIS BIT 0 SD4 ADIS Reserved, write 0000 to these bits. DESCRIPTION 1: Enable BUCK1 active discharge. 0: Disable BUCK1 active discharge. 1: Enable BUCK2 active discharge. 0: Disable BUCK2 active discharge. 1: Enable BUCK3 active discharge. 0: Disable BUCK3 active discharge. 1: Enable BUCK4 active discharge. 0: Disable BUCK4 active discharge. SD1ADIS SD2ADIS SD3ADIS SD4ADIS 0 1 0 0 Note: The SD3ADIS and SD4ADIS bits are not used by the MAX8982X. 67 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X Table 58. LDO1-8ADIS Register (Active Discharge Settings for LDO1-LDO8) ADDRESS (HEX) 79 POR (HEX) 00 R/W R/W BIT 7 LDO1 ADIS BIT 6 LDO2 ADIS BIT 5 LDO3 ADIS BIT 4 LDO4 ADIS BIT 3 LDO5 ADIS BIT 2 LDO6 ADIS BIT 1 LDO7 ADIS BIT 0 LDO8 ADIS DESCRIPTION LDO1ADIS LDO2ADIS LDO3ADIS LDO4ADIS LDO5ADIS LDO6ADIS LDO7ADIS LDO8ADIS 0 0 0 0 0 0 0 0 1: Enable LDO1 active discharge. 0: Disable LDO1 active discharge. 1: Enable LDO2 active discharge. 0: Disable LDO2 active discharge. 1: Enable LDO3 active discharge. 0: Disable LDO3 active discharge. 1: Enable LDO4 active discharge. 0: Disable LDO4 active discharge. 1: Enable LDO5 active discharge. 0: Disable LDO5 active discharge. 1: Enable LDO6 active discharge. 0: Disable LDO6 active discharge. 1: Enable LDO7 active discharge. 0: Disable LDO7 active discharge. 1: Enable LDO8 active discharge. 0: Disable LDO8 active discharge. Note: The LDO8ADIS bit is not used by the MAX8982X. Table 59. LDO9ADIS Register (Active Discharge Setting for LDO9) ADDRESS (HEX) 7A POR (HEX) 00 BITS 7:1 R/W R/W BIT 7 Reserved BIT 6 Reserved BIT 5 Reserved BIT 4 Reserved BIT 3 Reserved BIT 2 Reserved BIT 1 Reserved BIT 0 LDO9 ADIS Reserved, write 0000000 to these bits. DESCRIPTION 1: Enable LDO9 active discharge. 0: Disable LDO9 active discharge. LDO9ADIS 0 68 Power-Management ICs for ICERA E400 Platform Applications Information The step-down converters operate with inductors of 1FH to 4.7FH. Low inductance values are physically smaller, but require faster switching, which results in some efficiency loss. The inductor's DC current rating only needs to match the maximum load current of the application plus 100mA because the step-down converters feature zero current overshoot during startup and load transients. Inductor Selection For optimum voltage positioning load transients, choose an inductor with DC series resistance in the 30mW to 100mW range. For higher efficiency at heavy load (above 200mA) or minimal load regulation (but some transient overshoot), the resistance should be kept below 100mW. For light load applications up to 200mA, a higher resistance is acceptable with very little impact on performance. Recommended inductors are listed in Table 60. MAX8982A/MAX8982P/MAX8982X Table 60. Recommended Inductors MANUFACTURER SERIES INDUCTANCE (FH) 1.0 1.5 2.2 3.3 1.5 2.2 3.3 4.7 1.5 2.0 3.3 4.7 2.2 2.2 1 2.2 3.3 4.7 1 Hitachi-Metals KSLI-201610AG 2.2 3.3 4.7 1 KSLI-201210AG 2.2 3.3 4.7 KSLI-252012AG-2R2** 2.2 DC RESISTANCE (I typ) 0.06 0.08 0.09 0.10 0.06 0.085 0.130 0.180 0.050 0.067 0.100 0.130 0.040 0.039 0.050 0.100 0.100 0.115 0.090 0.140 0.180 0.200 0.120 0.190 0.230 0.270 0.1 CURRENT RATING (mA) DT = +40NC RISE 1550 1400 1350 1300 2000 1600 1300 1100 2600 2300 1700 1500 2550 2200 2600 1800 1800 1700 1900 1500 1300 1300 1500 1300 1200 1100 1900 2.5 x 2.0 x 1.2 2.0 x 1.2 x 1.0 2.0 x 1.6 x 1.0 DIMENSIONS L x W x H (mm) MDT2520-CR 2.5 x 2.0 x 1.0 TOKO DE2810C Flat Wire 3.0 x 2.8 x 1.0 DE2812C Flat Wire DEM3518C DEM2818C* 3.0 x 2.8 x 1.2 3.9 x 3.7 x 1.8 3.0 x 3.0 x 1.8 KSLI-252010AG 2.5 x 2.0 x 1.0 69 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X Table 60. Recommended Inductors (continued) MANUFACTURER SERIES INDUCTANCE (FH) 1.5 MIPF2520D 2.2 3.3 4.7 1.5 FDK MIPF2016D*** 2.2 3.3 4.7 1.0 MIPF2012D 2.2 3.3 4.7 1.0 2.2 3.3 4.7 1.0 1.5 2.2 1.0 2.2 3.3 4.7 1.0 1.0 2.2 3.3 4.7 2.2 1.0 MLP2520S_S 2.2 4.7 1.0 2.2 3.3 4.7 1.0 2.2 3.3 4.7 DC RESISTANCE (I typ) 0.070 0.080 0.100 0.110 0.110 0.110 0.130 0.160 0.090 0.230 0.190 0.230 0.055 0.80 0.100 0.110 0.190 0.260 0.340 0.085 0.110 0.120 0.140 0.030 0.080 0.090 0.120 0.150 0.090 0.080 0.110 0.110 0.060 0.080 0.100 0.110 0.130 0.200 0.250 0.300 CURRENT RATING (mA) DT = +40NC RISE 1500 1300 1200 1100 1100 1100 1000 900 1100 700 800 700 1500 1300 1200 1100 800 700 600 1400 1200 1200 1100 2100 1400 1300 1200 1100 1000 1500 1200 1000 1500 1300 1200 1100 1050 810 730 650 2.5 x 2.0 x 1.2 2.0 x 1.2 x 1.0 2.0 x 1.6 x 1.0 2.5 x 2.0 x 1.0 DIMENSIONS L x W x H (mm) LQM2HP_G0 2.5 x 2.0 x 1.0 Murata LQM21P 2.0 x 1.25 x 0.50 LQM2MPN*** NR3015T1R0N*** Taiyo Yuden CKP2520 MLP2520S2R2M TDK 2.0 x 1.6 x 1.0 3.0 x 3.0 x 1.5 2.5 x 2.0 x 1.0 2.5 x 2.0 x 1.0 CIG22L_ Samsung ElectroMechanics CIG21W_ *Recommended for BUCK4. **Recommended for BUCK1. ***Recommended for BUCK2 and BUCK3. 70 2.5 x 2.0 x 1.0 2.0 x 1.25 x 1.0 Power-Management ICs for ICERA E400 Platform The output capacitor, COUT, is required to keep the output voltage ripple small and to ensure regulation loop stability. COUT must have low impedance at the switching frequency. Ceramic capacitors with X5R or X7R temperature characteristics are highly recommended due to their small size, low ESR, and small temperature coefficients. Due to the unique feedback network, the output capacitance can be very low. Recommended capacitor values are shown in Figures 1 and 2. The input capacitor, CIN1_ or CIN_, reduces the current peaks drawn from the input power source and reduces switching noise in the IC. The impedance of CIN2 at the switching frequency should be kept very low. Ceramic capacitors with X5R or X7R temperature characteristics are highly recommended due to their small size, low ESR, and small temperature coefficients. Recommended capacitor values are shown in Figures 1 and 2. Output Capacitor Selection Due to fast switching waveforms and high current paths, careful PCB layout is required to achieve optimal performance. Minimize trace lengths between the IC and the inductor, the input capacitor, and the output capacitor for each step-down converter. Keep these traces short, direct, and wide. Route noise sensitive traces away from the switching nodes (LX_). PCB Layout Guidelines MAX8982A/MAX8982P/MAX8982X Input Capacitor Selection PROCESS: BiCMOS Chip Information 71 Power-Management ICs for ICERA E400 Platform MAX8982A/MAX8982P/MAX8982X Package Information For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status. PACKAGE TYPE 42 WLP PACKAGE CODE W423D3+1 OUTLINE NO. 21-0440 LAND PATTERN NO. Refer to Application Note 1891 72 Power-Management ICs for ICERA E400 Platform Revision History REVISION NUMBER 0 1 2 REVISION DATE 12/10 1/11 4/11 Initial release Added 42 WLP package diagram Added MAX8982P to data sheet and removed references to E450 DESCRIPTION PAGES CHANGED -- 72 1-72 MAX8982A/MAX8982P/MAX8982X Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 (c) 73 2011 Maxim Integrated Products Maxim is a registered trademark of Maxim Integrated Products, Inc. |
Price & Availability of MAX8982AEWOT
 |
|
|
|
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |