Part Number Hot Search : 
NSPG300A PT12225 GSM18U UF200 10030 MC332 BYX133GL M4001
Product Description
Full Text Search
 

To Download ATA6616-EK Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  9342d-auto-09/13 introduction the development board for the atmel ? ata6616/ata6617 ics enables users to rapidly prototyping and testing of new lin designs on the atmel ata6616 and atmel ata6617 ics. figure 1. atmel ATA6616-EK/ata6617-ek development board the atmel ata6616 and atmel ata6617 are dual-chip system-in-package (sip) products especially well suited for complete lin-bus slave and master node applications supporting highly integrated in-vehicle lin networking solu tions. the first chip of the dual-chip sip is the atmel lin system basis chip (lin sbc) atme l ata6624 with an integrated 5v voltage regulator, a window watchdog, and a fully in tegrated lin transceiver complying with the lin 2.1 specification. the second chip is an automotive microcontro ller within the atmel avr ? 8-bit microcontroller series with advanced risc architecture (atmel attiny87 with 8k flash in atmel ata6616 and t he atmel attiny167 with 16k flash in atmel ata6617). all pins of both integrated chips are bonded out to provide customers with the same flexibility for their applications which they have when using discrete parts. there is no internal con- nection between the two chips. application note atmel ATA6616-EK/ata6617-e k developme nt board v1.1 ATA6616-EK/ata6617-ek
ATA6616-EK/ata6617-ek [application note] 9342d?auto?09/13 2 the supplied lin sbc atmel ? ata6624 has the following features: master and slave operation possible supply voltage up to 40v operating voltage v s = 5v to 27v typically 10a supply current during sleep mode (v cc is switched off) typically 40a supply current in silent mode linear low-drop voltage regulator 5v, 85ma current capability vcc undervoltage detection (4ms reset time) and watchdog reset logically combined at nres open drain output voltage regulator, boosti ng possible with external npn transistor lin physical layer complies with lin 2 .1 specification and sae j2602-2 wake-up capability via lin bus, wake pin, or kl_15 pin inh output for external voltage regulator cont rol or for switching off master pull-up resistor txd time-out timer bus pin is overtemperature and short ci rcuit protected versus gnd and battery adjustable watchdog time via external resistor the supplied avr ? (atmel attiny87 or atmel attiny167) has the following features: 8/16kbytes of in-system programmable fl ash with read-while-write capabilities 512bytes eeprom 512bytes sram 16 general purpose i/o lines 32 general purpose working registers internal 8mhz rc oscillator calibrated for 5v at 25c two flexible timer/counters with compare modes internal and external interrupts lin 2.1 and lin 1.3 co ntroller or 8-bit uart byte-oriented two-wire serial interface master/slave spi serial interface 4-channel 10-bit adc five software-selectable power-saving modes: idle mode stops the cpu while allowing the sram, ti mer/counters, adc, analog comparator and interrupt system to continue functioning. power-down mode saves the register contents but freezes the oscillator, disabling all other chip functions until the next interrupt or hardware reset. power-save mode: the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. adc noise reduction mode stops the cpu and all i/o modules except adc, mini mizing switching noise during adc conversions. standby mode: the crystal/resonator oscillator runs while the rest of the device is sleepi ng. this allows very fast start-up while limiting power consumption.
3 ATA6616-EK/ata6617-ek [application note] 9342d?auto?09/13 the combination of the features included in atmel ? ata6616/ata6617 makes it possible to develop simple, but powerful and cheap slave nodes in lin bus systems. the ics are designed to handle low-speed data communication in vehicles (such as in conv enience electronics). improved slope control at the lin driver ensures secure data communication up to 20kbaud . sleep and silent mode included in the lin sbc guarantee very low current consumption. the atmel ata6616 and atmel ata6617 are full pin- and functio nal-compatible. they only differ in the size of integrated microcontroller flash memory. some minor modifications in the source code when switching between atmel ata6616 and atmel ata6617 during the development phase may be required. because a standard avr ? microcontroller with all pins is included wi th the atmel ata6616 and atmel ata6617, the standard toolchain consisti ng of the atmel avr studio ? , front-end assembler and simulator, and in-circuit emulator can be used in new application development and debugging. furthermore, activex components are also available that can be used to create a simple pc program for emulation of the lin mast er node. using the software components and the development board, it is very easy and inexpens ive to create and test a lin network. unlike standalone avrs, the internal 8mhz rc oscillator has been calibrated at 5v and, therefor e, perfectly fits the output voltage of the integrated voltage regulator. this document provides users with star t-up information about the atmel ata6616 and atmel ata6617's development board. please refer to the corresponding datasheet for more det ailed information about using the devices themselves.
ATA6616-EK/ata6617-ek [application note] 9342d?auto?09/13 4 1. development board features the development board for the atmel ata6616/a ta6617 ic supports the following features: all components necessary to put the ata6616/ata6617 into operation are included placeholders for some optional components for extended functions included all pins easily accessible easily adaptable watchdog times by replacing a single resistor optional activation of external npn transistor for boosting output current of voltage regulator (removing jumper jp3) choice of master or slave operation (mounting d2 and r1) optional external quartz mounted for handling time-critica l applications (not necessary for lin communication) push button included for creating local wake -up after entering sleep or silent mode ground coulter clip for easy probe conne ction while measuring with oscilloscope 2. quick start the development board for the atmel ? ata6616/ata6617 is shipped with the defaul t jumper settings and all accessories required for immediate use. figure 2-1. atmel ata6616/ata6617 development board with reference points external power supply voltage at pin vs 7 - lin bus line 8 - wake pin 9 - inh pin 10 - kl_15 pin external npn (boost) transistor 3 - jp3: en-/disable the npn (boost) transistor 4 - jp2: ntrig pin (watchdog trigger) 2 - jp1: en pin (enables ata6624) 13 - external power supply connector 12 - port a of attiny87/167 11 - port b of attiny87/167 6 - rxd pin (receive data output - ata6624) 5 - txd pin (transmit data output - ata6624) 1- nres pin (output undervoltage and watchdog reset) isp - avr programming interface mode pin (switch on/off watchdog) placeholder for external crystal (when used as master for higher clock accuracy)
5 ATA6616-EK/ata6617-ek [application note] 9342d?auto?09/13 the ic mounted on the board is pre-programmed with a firmware to allow testing and interp retation of ba sic functions directly on the board. after correctly c onnecting an external 12v dc power supply to the power connector or between the terminals ?+? and ?-? (reference point 13), the lin sbc is in fail-safe mo de. after the power is supp lied to the microcontroller (regulated 5v dc voltage provided by the lin sbc?s internal vo ltage regulator), the microcontro ller switches the lin sbc to normal mode by setting the en pin to high (enable jumper) and starts to trigger the in tegrated window watchdog. the system is now ready for data transmission via the lin bus. signals fed in at the txd pin are visible on the lin bus while signals on the lin bus are visible at the rxd pin. in normal mode the current consumption is approximately 3ma and the following voltages and signals can be seen at the corresponding pins. the board?s pre-programmed firmware provides the window watchdog with a valid trigger signal so that the nres pin is not forced to ground and the microcontroller does not receive any resets. for testing purposes and for system interpretation, it may be useful to view behavior while the watchdog is not correctly triggered. this can be achieved in two differen t ways without changing the firmware of the ic: remove ntrig jumper no trigger signal reaches the watchdog and the watchdog generates a reset directly after lead time of td (51k ? ) = 49ms expires. re-program the fuse bit changing the fuse bit ckdiv8 to unprogrammed changes th e microcontroller's internal clock from 1mhz to 8mhz. doing this keeps the trigger signal generated from the mi crocontroller from meeting th e open window from the window watchdog and a reset is thus generated. table 2-1. overview of pin status at start-up of the development board test point expected behavior additional information symbol nres jumper 5v dc 1 en jumper 5v dc 2 boost jumper 5v dc 3 ntrig jumper frequency f 36.6hz v pp = 5v 4 txd frequency f 36.6hz v pp = 5v 5 rxd frequency f 36.6hz v pp = 5v 6 lin frequency f 36.6hz v pp ? 11v 7 wake ~11.2v dc 8 inh ~11.2v dc 9 kl15 0v dc 10 pb0 to pb6 frequency f 36.6hz v pp = 5v 11 pb7 5v dc pa0 to pa3, pa5 to pa7 frequency f 36.6hz v pp = 5v 12 pa4 5v dc 12
ATA6616-EK/ata6617-ek [application note] 9342d?auto?09/13 6 3. hardware description 3.1 pin description in the following sections the external elements required fo r some of the pins are show n and described. please see the specific datasheet for more information about this topic, refer to the relevant datasheet. 3.1.1 power supply in order to get the development board running, an external 5.7v to 18.7v dc power supply has to be connected to the power connector (positive center connector) or to the terminals "+" and "-" directly on the right side of the power connector. the input circuit is protected against inversepolarity by the protection diode d1, resu lting in a difference of approximately 0.7v between the supply voltage vbat and the vs pin voltage. 3.1.2 voltage regulator (pvcc and vcc) the internal 5v voltage regulator is capable of driv ing loads with up to 85ma curre nt consumption. the atmel ? ata6616 and atmel ata6617 are therefore able to supply the internal microc ontroller, some external sens ors, and/or other ics required for the lin node in question. the voltag e regulator is protected against overlo ads by means of current limitation and overtemperature shutdown. to boost the maximum load curren t, an external npn transistor may be used (please see ?boosting up the voltage regulator? on page 15 for more inforamtion). its base is connec ted to the vcc pin and its emitter is connected to pvcc. to enable this featur e, the jumper jp3, which connects the tw o pins pvcc and vcc per default, has to be removed. please note that the pvcc voltage is no longer short-circuit pr otected when an external npn-transistor is used to boost up the output current. as for the most applications the 85ma are su fficient, the jumper pvcc is set per default. 3.1.3 the window watchdog (ntrig, wd_osc and nres) the watchdog anticipates a trigger signal from the microcontr oller at the ntrig input (negative edge) within a defined time window. if no correct trigger signal is received during the open window, a reset signal (active low) is generated at the nres output. during silent or sleep mode the watchdog is switched off to reduce current consumption. the timing basis of the watchdog is provided by the internal oscillator, whose time period t osc can be adjusted via the external resistor r3 at the wd_osc pin. all watchdog-specific timings (t1, t2, td, ...) are based on the value of this resistor . as a default a resistor with a value of 51k ? is mounted on the development board, resulting in the following timing sequence for the integrated watchdog. figure 3-1. watchdog timing sequence with r3 = 51k ? t nres = 4ms undervoltage reset watchdog reset t reset = 4ms t trig > 200ns t 1 = 20.6ms t 2 = 21ms t 2 t 1 t wd t d = 155ms vcc 3.3v/5v ntrig nres
7 ATA6616-EK/ata6617-ek [application note] 9342d?auto?09/13 the microcontroller pin pa3 is used per default to trigger the watchdog. in order to guide the signals generated from pin pa3 to the watchdog trigger input ntrig, the jumper jp2 has to be se t. if it is not possible to use the pin pa3 to trigger the watchdog because it is being used for another function, remove the jp2 jumper and connect the ntrig pin directly to another microcontroller pin using a 1-wire cable. if the watchdog is not used, the trigger input can be left o pen on the development board, because it is equipped with an internal pull-up resistor. for normal use of the atmel ? ata6616 and atmel ata6617 with deactivated watchdog, the trigger input pin ntrig should be connected directly to vcc for emc reasons. replacing the resistor r3 changes the fr equency of the internal oscillator, causin g a corresponding change in the watchdog timing. the following formula shows how the frequency of the intern al oscillator depends on the value of the resistor r3. for more information, please refer also to the atmel ata6616/ata6617 datasheet: t osc [r wd_osc ] = ?0.0004 ? (r wd_osc ) 2 + 0.405 ? r wd_osc t osc in s r wd_osc in k ? with the values given in the datasheet, all relevant watchdog times can be calculated (for example, the open window and the closed window) using t osc . in general, both atmel ata6616 and atmel ata6617 are shipped wi th an oscillator start-up time of 65ms. due to the extra- long lead time of 155ms in almost all cases it should be possi ble to meet the first open window of the watchdog. if more time is needed, the default start-up time of the microcontroller 65ms can be reduced via the fuse bits to 4.1ms or even 0ms. the ic mounted on the board is deliver ed with a start-up time of 65ms. 3.1.4 lin interface (lin, txd and rxd) the lin transceiver is only active when the lin sbc is in no rmal mode. in all other modes the transceiver is switched off and no signals from the microcontroller are transmitted on the bus and no signals from the bus are passed to the microcontroller. because the two pins txd and rxd on the lin sbc are controlle d by the microcontroller?s li n/uart, they are connected to the corresponding txd and rxd pins on the microcontroller and can be monitored at these pins, with test points supplied on the development board. 3.1.4.1 lin pin (lin sbc) a low-side driver with internal current limitation and thermal shutdown and an internal pull-up resistor in compliance with lin spec?ficatuion 2.1 are implemented. the li n receiver thresholds are compatible with the lin protoc ol specification. when using the development board for a lin master application, it is possible to mount the two required extra components diode d2 (e.g., ll4148) in series with resistor r9 (1k ? ) on the board at their designated placeholders. 3.1.4.2 txd input/output pin (lin sbc) the signals sent to the txd input pin control the state of the lin output. the txd input pin must be pulled to ground in order to drive the lin bus low. if the txd is hi gh, the lin output transistor is turned off and the bus is in recessive state, pulled up by the internal/external resistor. if the txd is low, the lin output transistor is tur ned on and the bus is in dominant state. an internal timer prevents the bus line from being driven permanent ly in the dominant state. if txd is forced to low longer than t dom_min > 6ms, the lin sbc internally switches the txd state to high and the lin bus dr iver is switched to the recessive state. this feature is used to prevent a single faulty slave node or a short to ground at the txd pin from paralyzing communication on the complete lin bus to which the faulty slave node is connected. due to this beha vior, the internal state of the txd pin can differ from the signal level visible at the pin itself. however, if txd is short-circuited to gnd, it is possible to switch to sleep mode via enable after t dom_max >20ms.
ATA6616-EK/ata6617-ek [application note] 9342d?auto?09/13 8 3.1.4.3 txd input/output pin (microcontroller) the txd pin from the microcontroller (pa1) which is part of the lin/uart hardware is hard-wired to the txd input pin from the lin sbc. because the lin sbc indicates the wake-up s ource (local wake-up or remote wake-up) with the help of the txd pin, it is recommended that the txd pin from the micr ocontroller be reconfigured as an input when entering silent or sleep mode. as long as pin en is still low after a wake-up, the lin sbc indicates the wake- up source at the txd pin. 3.1.4.4 rxd output pin (lin sbc) this pin reports the state of the lin bus to the microcontroller. lin high (re cessive state) is reported by a high level at rxd ; lin low (dominant state) is reported by a low level at rx d. the output has an internal pull-up structure with typically 5k ? to vcc. this output is shor t-circuit protected. the rxd pin from the microcontroller (pa0) which is part of the lin/uart hardware is hard-wired to the rxd input pin from the lin sbc and the current state of this pi n can be monitored at a supplied test point. 3.1.5 inh pin (lin sbc) a 85ma current supply is sufficient for most lin node applicat ions. however, if more current is needed, the inh output can be used to switch on an additional, extern al voltage regulator during normal or fail -safe mode. the inh pi n is automatically switched off in sleep or silent mode. in addition to switching an external voltage regulator, the inh output can also be used to switch application-specific circuit parts in order to minimize current consumption during sleep or silent mode. 3.1.6 wake (lin sbc) the high-voltage input pin wake can be used to generate a local (low-active) wake-u p from sleep or silent mode. a push button is provided at this pin on the development board. if a lo cal wake-up is not required in the application, the wake pin should be connected to vs. in this case the two resistors r7 and r8 need to be replaced by 0 ? resistors. 3.1.7 kl_15 (lin sbc) in addition to t he wake pin, there is another way to generate a local wake-up: the kl_15 pin. like the wake pin, the kl_15 pin is also a high-voltage input. however, it is edge sensitive and is activated on a low-to-high transition. it can be connect ed to the ignition of the car in order to generate local applicati on wake-up when the ignition is switched on. to protect this pin against voltage transients a serial resistor of 47k ? and a ceramic capacitance of 100nf are recommended. if this wake-up option is not used in an application, this pin should be connected directly to ground. 3.1.8 mode pin (lin sbc) and debug mode during the early development phase it can be helpful to deac tivate the watchdog so that no resets disturb the normal application program. it is highly recommended to use ?debug mode? during the development phase only, because the watchdog is an important safety feat ure for most automotive applications. on the development board the mode pin is pulled to ground via the 10k ? resistor r4. the watchdog is thus active during the lin sbc normal mode or fail-safe mode. setting the mode jumper ties the mode pin to 5v and disables the watchdog. if the watchdog is disabled, the other reset source s (undervoltage reset and after power-up) remain active. in order to avoid all resets of the microcontroller during debuggi ng, deactivate the watchdog by removing the nres jumper and mounting the mode jumper. please note that if the nres jumper has been removed and an undervoltage or watchdog failure occurs, the lin sbc switches to fail-safe mode regardless of whether the microcontroller has been reset or not. in this case, the lin transceiver is deactivated as long as the reset line is low.
9 ATA6616-EK/ata6617-ek [application note] 9342d?auto?09/13 3.1.9 nres output pin (lin sbc) and pb7/nres input pin (microcontroller) the nres output pin is an open-drain out put and therefore requires an external pull-up resistor to vcc. the pb7/nres input pin already has a pull-up resistor included with resistance between 30k ? and 60k ? . the nres output pin of the lin sbc is connected to the nres input pin (pb6 ) of the microcontroller via the ?nres - jp5? jumper. for normal operation, this jumper has to be set so that a reset signal generated from th e lin sbc resets the microcontroller. removing this jumper would lead to an undefined value at the nres output pin. an additional 10k ? resistor has been provided on the development board. because the nres output is an open-drain out put, it is not necessary to remove the jumper nres while programming or debugging the device. 3.1.10 pb4 and pb5 (microcontroller) the microcontroller runs on an internal rc oscillator with a de fault frequency of 1mhz. because the accuracy of the internal clock is sufficient for lin communication, in most cases there is no need fo r higher accuracy. however, for some applications a more accurate clock is required and therefore an external crystal oscillator can be moun ted on the development board at the designated q1 placeholder together with the required c10 and c11 capacitors (see also ?running the microcontroller on external clock?). please note that the fuse bit setting has to be changed when activating the external clock. for more information about how to change the fuse bits and information on using an external clock, refer to the datasheet of the atmel ? ata6616/ata6617 and to the atmel avr studio ? documentation. if no external clock is used, the two pins pb4 and pb5 can be used as normal i/o pins without any restriction. 3.1.11 other pins all others pins not described in this section have no specia l external circuitry and/or are used as described within the datasheet. 3.1.12 summary of the pin-connection as already described in detail in the previous sections, ther e are some pins tied together on the development board. a summary of the hard-wired pins on the atmel ATA6616-EK/ata6617-ek is shown in table 3-1 . the three connections marked in bold are generated via jumpers and the other two connections are hard-wired and equipped with a test point for ease of access. table 3-1. summary of the hard-wired pins on the atmel ATA6616-EK/ata6617-ek microcontroller pin connected to lin sbc pin pb7/nres nres pa3 ntrig pa4 en pa1 txd pa0 rxd
ATA6616-EK/ata6617-ek [application note] 9342d?auto?09/13 10 3.2 port connectors the atmel ATA6616-EK/ata6617-ek has two port connectors fo r the port a and port b microcontroller ports. all non- reserved i/o pins available from the microcontroller are routed to the corresponding connectors to ensure the user has easy access to them. in addition to the port pins, both connectors provide a voltage supply pin (5 v from the internal voltage regulator) and a ground pin to facilitate c onnection of application-specific add-ons. the pinouts of the two connectors are shown in figure 3-2 . figure 3-2. pinout of the port connectors 3.3 jumper description in order to allow greater flexibility and meet as many requirements as possible, some jumpers are provided on the development board. with the help of these jumpers, users have the opportunity to inte ract with the system itself in order to test some features and/or to adapt the system to their requirem ents. in the following sections all jumpers on the development board are briefly described. for additional information, check the previous sections. 3.3.1 nres jumper ? jp5 the default setting for the jumper connects the nres output of the lin sbc and the re set input of the microcontroller. this means the microcontroller will be resetted if the watchdog fails or if there is undervoltage at the vo ltage regulator output. a s described earlier in this document, there may be some cases when it is helpful to remove this ju mper (e.g., testing purposes, debugging). however, for normal operation of the lin node, this jumper should be set. 3.3.2 ntrig jumper ? jp2 the default setting for the jumper connects the watchdog tr igger signal output pin pa3 of the microcontroller and the watchdog trigger signal input pin ntrig of the lin sbc. if the pa3 pin is used for alternative functions in the application, th e ntrig (jp2) jumper can be co mpletely removed, making the pa3 pin accessible. in this case, the watchdog has to be triggered by another i/o pin from the micr ocontroller, and the connection to the trig ger input has to be made via an extra 1- wire cable. 3.3.3 mode jumper ? jp4 by default this jumper is removed to appl y a low-level at the mode pin of the lin sbc via the pull-down resistor r4. in this case, the lin sbc's watchdog is active and expe cts trigger pulses from the microcontroller. when debugging an application, it is often useful to deactivate the watchdog in order to get no resets, such as while at a break point. in this case the mode jumper has to be set, which applies a high level at the mode pin. from now on the watchdog is deactivated. more information about the debug mode can be found in ?mode pin (lin sbc) and debug mode? on page 8 . gnd pa6 pa7 pa2 pa0 vcc pa4 pa5 pa3 pa1 gnd pb6 pb4 pb2 pb3 vcc pb7 pb5 pb0 pb1
11 ATA6616-EK/ata6617-ek [application note] 9342d?auto?09/13 3.3.4 boost jumper ? jp3 by default, this jumper is set so that the internal 5v volt age regulator is active with a current capability of 85ma (pvcc connected to vcc). most lin nodes have this current capabili ty or less. for lin nodes requir ing more current, the current capability can be boosted by using some additional external components. please refer to ?boosting up the voltage regulator? on page 15 for a detailed description of how to boost the current of the internal voltage regulator. 3.3.5 en jumper ? jp1 the default setting for the jumper connect s the microcontroller enable output pin pa4 and the enable input pin en from the lin sbc. if pin pa4 is used for alternative functions in the applic ation, the en jumper can be removed so the pa4 pin can be accessed. in this case the enable input has to be controlled either by another i/o pin from the mi crocontroller or it can be set fixed to vcc. in both cases the connection to the enable input has to be made via an extra 1-wire cable. 3.4 optional components the development board for the atmel ? ata6616/ata6617 provides some placeh olders for mounting additional, optional components. some factory-mo unted components can be replaced so the li n node can be adapted to meet the user's specific requirements. in the follo wing sections these placeholders and components are shown and described. 3.4.1 configuring the atmel ATA6616-EK/ata6617-ek as a master or a slave node both the lin 2.0 and lin 2.1 specification require the master node in a lin network be set up as shown in fig- ure 3-3 . figure 3-3. external circui try for a lin master node the difference between a master node and a slave node is the additional d ser_master diode and a serial 1k ? pull- up resistor between v sup and the lin line. the placeholders for the two co mponents d2 and r9 on the atmel ATA6616-EK/ata6617- ek are shown in figure 3-4 on page 12 . d ser_int d ser_ master transceiver ic master ecu rx v bat v shift_gnd v shift_bat v gnd_ecu v bat v gnd_battery v battery v sup v bus v bus : internal supply for electronics 1k 30k v battery tx
ATA6616-EK/ata6617-ek [application note] 9342d?auto?09/13 12 figure 3-4. diode and resistor nece ssary for lin master applications 3.4.2 running the microcontroller on external clock for cases in which the accuracy of the internal rc oscillator is not sufficient to meet the app lication-specific requirements, an external crystal oscillator and the two capacitors can be mounted on the atmel ata6616/ata8888. the location for these placeholders (q1, c10, and c11) is shown in figure 3-5 . for the two load capacitor valu es check the datasheet of the relevant oscillator. figure 3-5. placeholder for an external cr ystal oscillator and its load capacitors 3.4.3 changing the watchdog timings the watchdog timing is generated with the help of a 51k ? resistor (r3) connected between pin wd_osc and ground by default on the atmel ata6616/ata6617 - ek. in order to change these timings, the r3 resistor has to be changed. a description of how the resistor r3 infl uences the watchdog timing can be found in ?the window watchdog (ntrig, wd_osc and nres)? on page 6 and in the atmel ata6616/ata6617 datasheet.
13 ATA6616-EK/ata6617-ek [application note] 9342d?auto?09/13 4. programming and debugging the atmel ata6616/ata6617 the easiest way to program and debug the atmel ? ata6616/ata6617 is to use the avr studio ? environment together with the atmel stk ? 600 or the jtag-ice mkii. avr studio is an integrat ed development environment (ide) for writing and debugging avr ? applications windows ? 9x/me/nt/2000/xp environments. avr stud io provides a project management tool, source file editor, chip simulator, and in-circuit em ulator interface for the powerf ul avr 8-bit risc family of microcontrollers. 4.1 programming the atmel ata6616/ata6617 connect the selected hardware (stk600 or jtag-ice mkii) to the isp header of the atmel ATA6616-EK/ata6617-ek via the 6-wire cable. pin 1 is marked wi th two small triangles on the board. in the avr studio, the two devices atmel ata6616 and atmel at a6617 are not listed in the su pported devices list, because they contain the standard atmel attiny87 and atmel attiny167 devices respectively. to program the atmel ata6616, select the atmel attiny87 and to program the atme l ata6617, select the atmel attiny167. for more information about using the stk600, the jtag-ice mkii or the avr studio, refer to the relevant documentation, available on the internet. 4.2 debugging the ata6616/ata6617 combined with avr studio, the jtag-ice mkii can perform on-chi p debugging on all avr 8-bit risc microcontrollers with a jtag or debugwire interface. the atmel ata6616 and atme l ata6617 come with a debugwire interface so only three wires are required for communication between the jtag-ice mkii and the bo ard. these signals are reset, vcc, and gnd. the debugwire on-chip debug system uses a one-wire bi-direc tional interface to control the program flow, execute avr instructions in the cpu, and to program the various non-volatile memories. for debugging via debugwire, the reset line is used and the nres jumper has to be removed because the jtag ice mkii requires excl usive access to this line. for more detailed information about debugging via the debugwi re interface, refer to the relevant documentation available on the internet
ATA6616-EK/ata6617-ek [application note] 9342d?auto?09/13 14 5. tools as was briefly mentioned in the previous se ction, avr studio, in combination with the stk ? 600 and jtag-ice mkii, is a powerful tool for programming and debugging the avr microcontroller family in general. furthermore, atmel provides co st-effective software support for the development of a lin network. these can easily be used together with the development board. a lin1.3 ansi c software library for the avr microcontroller fami ly is available. the software library allows programming of protocol handling for lin slave nodes. the library can be downloaded at http://www.atmel. com/dyn/resources/prod_ documents/doc1637.pdf many oems require their su ppliers to use certified th ird-party lin protocol st acks. in order to satisf y this requirement, both, lin 2.0 and lin 2.1 protocol stac ks are available for the atmel ? ata6616 (atmel attiny87) as well as for the atmel ata6617 (atmel attiny167) from mentor graphics ? , vector informatik, and from warwick control technologies. warwick control technologies offers the netgen configuratio n and autocoder tool. for testing purposes and to provide a quick start to using atmel products, ther e is a limited but free version avail able. the demo version is available at http://www.warwickcontrol.com/ for more information about the cert ified lin stacks please contact t he third party suppliers directly.
15 ATA6616-EK/ata6617-ek [application note] 9342d?auto?09/13 6. boosting up the voltage regulator for some applications a higher current is required than what the in ternal voltage regulator is able to deliver (85ma). in order to meet this requirement, it is possible to boost the maximu m current by using an external npn transistor. a transistor, mjd31c in a d-pak package, is already mounte d on the development board, and, in ad dition to the transistor, there are two more components placed on the develo pment board - the resistor r6 (3.3 ? ) and the electrolytic capacitor c4 (2.2f), which are needed for stability reasons. in addition, the jumper boos t (jp3) has to be removed when using the external transistor. note that the output voltage is no lon ger short-circuit protected when boosti ng the output current with an external npn transistor. figure 6-1. external npn transistor and additional components required for boosting the voltage regulator current the limiting parameter for the currently available output cu rrent is the maximum power dissipation of the external npn transistor. in the version at this stage , the thermal resistance of the mjd31c soldered on the minimum pad size is 80k/w. this means that the maximum possible output current when vs = 12v is approximately 230ma at room temperature. this limit should not be exceeded because the transistor could be da maged as a result of overtemper ature. if a higher output current is required, additional cooling of the external transistor must be ensured.
ATA6616-EK/ata6617-ek [application note] 9342d?auto?09/13 16 7. atmel ATA6616-EK/ata6617-ek sc hematic of the development board figure 7-1. atmel ATA6616-EK/ata6617-ek schematic of the development board 31 42 s1 port b x2 x3 1 1 2 2 1 10 9 6 5 2 1 10 9 6 5 pb1 pb5 pb0 pvcc pb3 pb2 pb4 pb7 pb6 xisp1 isp 1 pvcc pa4 pa2 pa5 pb7 port a x1 pa1 pa5 pa3 pvcc pa0 ntrig jp2 ntrig pa3 pa2 pa7 pa4 pa6 + + jp3 r6 c4 1 12 2.2f mjd31c t1 1 1 2 enable jp1 en pa4 u1 ata6616/17 pb6 pa7 pa3 pa5 pb7 q1 quarz pa6 pa4 wake pb1 pa1 pvcc pb7 pvcc pa2 pa0 rxd txd pb2 pb0 inh vs pvcc 38 32 112 13 19 31 20 pb5 pb3 pb4 en pvcc kl_15 ntrig lin vs v+ vs 1 lin r3 51k r4 10k 100nf c9 100nf c1 r5 47k r2 10k 3.3 r8 10k r7 33k r1 47k en mode kl15 vcc(reg) vs ntrig pb5 gnd(37) pb3 gnd(system) gnd(36) pb4 vcc(avr wake pb6 pb7 pa7 pa6 pa5 pa4 agnd avcc pa3 lin pb2 pb1 pb0 pa0 pa1 pa2 rxd inh txd tm nres wd_osc gnd(lin) pvcc pvcc 100nf c2 10f c3 + 100nf c5 220pf c8 22pf c11 22pf c10 100nf c12 22f c6 10nf c7 r9 1k d2 ll4148 l1 10h jp5 1 2 jp4 1 2 wake inh kl_15 nres
17 ATA6616-EK/ata6617-ek [application note] 9342d?auto?09/13 8. atmel ATA6616-EK/ata6617-ek board layout figure 8-1. atmel ATA6616-EK/ata6617-ek board component placement; top side, top view figure 8-2. atmel ATA6616-EK/ ata6617-ek development board; top side, top view
ATA6616-EK/ata6617-ek [application note] 9342d?auto?09/13 18 figure 8-3. atmel ata6616-e k/ata6617-ek development board; bo ttom side, top view (as if pcb is transparent)
19 ATA6616-EK/ata6617-ek [application note] 9342d?auto?09/13 9. atmel ATA6616-EK/ata6617-ek bill of material table 9-1. atmel ata6616/a ta6617 bill of material part no. designation value housing manufacturer/ distributor c1 capacitor 100nf smd 0603 / x7r e.g., vishay c2 capacitor 100nf smd 0603 / x7r e.g., vishay c3 capacitor 10f/16v tantal smd typ a-3216 e.g., vishay c4 capacitor 2.2f/16v tantal smd typ a-3216 e.g., vishay c5 capacitor 100nf smd 0603 / x7r e.g., vishay c6 capacitor 22f/50v elco smd typ d-7343 e.g., panasonic c7 capacitor 10nf smd 0603 / x7r e.g., vishay c8 capacitor 220pf smd 0603 / x7r e.g., vishay c9 capacitor 100nf smd 0603 / x7r e.g., vishay c10 capacitor option (nc) c11 capacitor option (nc) c12 capacitor 100nf smd 0603 / x7r e.g., vishay d1 diode ll4148 sod-80c e.g., mira d2 diode option (nc) sod-80c l1 filter choke 10h smd 1206 e.g., mira ordernr.: 7656/103 ntrig, enable, mode, nres, boost, xv1 header 2pole 1x2 pins 1001-171-002 e.g., cab isp connector 2x3 pins 1002-171-006 e.g., cab q1 quartz option (nc) rxd, txd test pin 1mm black 262-2179 e.g., rs x1, x2 connector option (nc) x3 header 8pole n.m. x4 power jack 2.1mm 486-662 e.g. rs t1 transistor mjd31c 348-4552 e.g. rs s1 switch ksc 241 j itt canon e.g. sp?rle gnd jumper link pitch 5.08, d = 1mm 13.07.434 www.ettinger.de u1 lin sip ata6616/ata6617 smd qfn38 atmel r1 resistor 47k smd 0603 standard r2 resistor 10k smd 0603 standard r3 resistor 51k smd 0603 standard r4 resistor 10k smd 0603 standard r5 resistor 47k smd 0603 standard r6 resistor 3r3 smd 0603 standard r7 resistor 33k smd 0603 standard r8 resistor 10k smd 0603 standard r9 resistor n.m. smd 0603 standard 4x stick on feet 8x2.5mm black 223-859 3m e.g., rs 5x jumper 2.54mm (3300111) e.g., cab pcb ATA6616-EK/ ata6617-ek v1.1 frf, 1.5mm
x x xx x x atmel corporation 1600 technology drive, san jose, ca 95110 usa t: (+1)(408) 441.0311 f: (+1)(408) 436.4200 | www.atmel.com ? 2015 atmel corporation. / rev.: 9342d?auto?09/13 atmel ? , atmel logo and combinations thereof, enabling unlimited possibilities ? , avr ? , avr studio ? , and others are registered trademarks or trademarks of atmel corporation in u.s. and other countries. other terms and product names may be trademarks of others. disclaimer: the information in this document is provided in c onnection with atmel products. no license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of atmel products. except as set forth in the atmel terms and condit ions of sales located on the atmel website, atmel assumes no liability wh atsoever and disclaims any express, implied or statutory warranty relating to its p roducts including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or non-infringement. in no event shall atmel be liable for any direct, indirect, consequential, pu nitive, special or incidental damages (including, without limi tation, damages for loss and profits, business interruption, or loss of information ) arising out of the use or inability to use this document, even if atmel has been advised of the possibility of such damages. atmel makes no r epresentations or warranties with respect to the accuracy or c ompleteness of the contents of this document and reserves the right to make changes to specificatio ns and products descriptions at any time without notice. atmel d oes not make any commitment to update the information contained herein. unless specifically provided otherwise, atme l products are not suitable for, and shall not be used in, automo tive applications. atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. safety-critical, military, and automotive applications disclaim er: atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to re sult in significant personal inju ry or death (?safety-critical a pplications?) without an atmel officer's specific written consent. safety-critical applications incl ude, without limitation, life support devices and systems, equipment or systems for t he operation of nuclear facilities and weapons systems. atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by atmel as military-grade. atmel products are not designed nor intended for use in automot ive applications unless spec ifically designated by atmel as automotive-grade.


▲Up To Search▲   

 
Price & Availability of ATA6616-EK

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X